

# Design of Energy Efficient Control Unit and Implementation on High Performance FPGA

Keshav Kumar, BishwajeetPandey, D. M. Akbar Hussian, Arifa Bhutto, Amit Kant Pandit, Yousef A. Baker El-Ebiary

**Abstract**—With the crisis of power across the globe, green communication and power-efficient devices are getting more and more attention. This work emphasis about the implementation of Control Unit (CU) circuit on FPGA kit. In this project, power consumption of CU circuit is analyzed by changing the different Input/Output (I/O) standards of FPGA. This project is implemented on Xilinx 14.1 tool and the power consumption on CU is calculated with X Power Analyzer tool on 28-Nano-Meter (nm) Artix-7 Field Programmable Gate Array (FPGA). Out of different I/O standards, CU circuit is most power efficient with LVCMOS I/O standard on Artix-7 FPGA.

**Keywords:** Control Unit, I/O standard, Low Power, LVCMOS, FPGA.

## I. INTRODUCTION

With the increase in population and industrialization across the entire world, the world is facing a huge problem of energy and power crisis [1]. Green communication and power efficient devices are the most suitable technique for overcoming from the problem of energy and power crisis [2]. Keeping all these aspect in knowledge, this research work gives an idea about designing a power-efficient CU circuit with FPGA. The control unit is the basic and one of the initial components of Central Processing Unit (CPU) [3]. The function of CU is to respond on the set of instructions, which is to be sent to the processor of CPU. In this research work, various LVCMOS I/O standard [4] of Artix-7 FPGA which is shown in figure 1 is changed, to calculate the power utilization on CU.



Figure 1. Different LVCMOS I/O standards.

LVCMOS I/O Standards.

The LVCMOS is low voltage digital integrated circuit of CMOS technology [5]. I/O standards are Input/Output standards, which works to match the impedance of device with input line, input port, output line and output port, in

**Revised Manuscript Received on October 23, 2019.**

**Keshav Kumar**, Gyancity Research Consultancy, Motihari, Bihar, India. (E-mail: thekeshavkumar1993@gmail.com)

**BishwajeetPandey**, Gyancity Research Consultancy, Motihari, Bihar, India. (E-mail: gyancity@gyancity.com)

**D. M. Akbar Hussian**, Aalborg University, Esbjerg, Denmark. (E-mail: akh@et.aau.dk)

**Arifa Bhutto**, University of Sindh, Jamshoro, Pakistan (E-mail: arifa.bhutto@usindh.edu.pk)

**Amit Kant Pandit**, Shri Mata Vaishno Devi University (SMVDU), Katra, Jammu and Kashmir, India. (E-mail: amit.pandit@smvdu.ac.in)

**Yousef A. Baker El-Ebiary**, Faculty of Informatics and Computing, UniSZA, Malaysia (E-mail: yousefebiary@unisza.edu.my)

order to avoid the reflection of transmission line. With 28nm Artix-7 FPGA, LVCMOS I/O standards is operated at maximum voltage of 3.3 V. The different LVCMOS I/O standards are following:

- LVCMOS12
- LVCMOS15
- LVCMOS18
- LVCMOS25
- LVCMOS33

In this work, power analysis is done only for LVCMOS15, LVCMOS18, LVCMOS25 and LVCMOS33. LVCMOS12 is not compatible with 28nm Artix-7 FPGA.

## II. METHODOLOGY

High-performance Random-Access Memory (RAM) design is implemented on 28 nm FPGA [6]. In this work power calculated for different LVCMOS I/O standards. Using LVCMOS I/O standards, authors have designed a low power D Flip-Flop [7]. Green data flip-flop design is implemented on FPGA using different LVCMOS I/O standards [8]. LVCMOS I/O standards based 4-bit register [9] is designed by authors on FPGA. Researcher also design Energy efficient digital clock with the help of LVCMOS I/O standards is implemented on Spartan-6 FPGA [10]. Clock gating-based energy efficient Arithmetic Logic Unit (ALU) design is implemented on FPGA by scaling operating frequency [11]. Therefore, a lot of work has been done on LVCMOS I/O standard-based FPGA devices for promoting green communication and power efficient devices. But no work is done on LVCMOS based CU circuit. So, in this work, a power efficient LVCMOS based Control Unit circuit is designed on 28-nm FPGA

## III. EXPERIMENTAL SECTION

In this research work, the interfacing of CU with Artix-7 FPGA is done at an ambient temperature of 25°C with the airflow of 250 Linear Feet per Meter (LFM). The power is calculated at the frequency of 1GHz. The power calculated for different LVCMOS I/O standard is analyzed by X Power Analyzer tool. The CU takes 8-bit data instruction, clock signal, reset signal and zero as input for the operation. The output of CU has 13 wire line. The Register-Transfer Level (RTL) schematic of the CU is presented in figure 2.




Figure 2.Schematic of Control Unit.

IV. POWER ANALYSIS.

The total on-chip power dissipation is calculated for LVC MOS15, LVC MOS18, LVC MOS25 and LVC MOS33. The total consumption of on-chip power is sum up of static power and dynamic power. Static power is also called as leakage power of FPGA. Dynamic power is the sum of Clock power usage, Logic power dissipation, Signal power utilization and I/O power consumption of FPGA.

A. Power Analysis of LVC MOS15.

The total power of LVC MOS15 is 0.084 W which constitutes clock power utilization of 0.005 W, logic power usage of 0.001W, signal power dissipation of 0.001W, I/O power consumption of 0.036 W and leakage power dissipation of 0.042 W. The power analysis is represented in figure 3.




Figure 3.Power Analysis of LVC MOS15.

B. Power Analysis OF LVC MOS18.

For LVC MOS18 I/O standard, clock power dissipation is 0.005 W, logic power utilization is 0.001 W, signal power usage is 0.001 W, I/O power consumption is 0.048 W, leakage power dissipation is 0.043 W and total power used by device is 0.097 W, which is shown in Figure 4.




Figure 4.Power Analysis of LVC MOS18.

C. Power Analysis OF LVC MOS25.

The total on-chip power of LVC MOS25 is described in Figure 5. The total power usage of the device is 0.135 W, which is sum up of, clock power utilization of 0.005 W, logic power usage of 0.001 W, signal power utilization of 0.001 W, I/O power usage of 0.086 W and leakage power utilization of 0.043 W.




Figure 5.Power Analysis of LVC MOS25.

D. Power Analysis OF LVC MOS33.

In Figure 6, total on-chip power for LVC MOS33 is shown. For LVC MOS33 I/O standard clock power, logic power and signal power of device is same as for LVC MOS15, LVC MOS18 and LVC MOS25. For LVC MOS33, I/O power utilization is 0.146 W, leakage power dissipation is 0.044 W and total power is 0.197 W.




Figure 6.Power Analysis of LVC MOS33.

## V. RESULT ANALYSIS

From the power analysis of all above mentioned LVC MOS I/O standard, it is observed that total power dissipation of device increases when LVC MOS I/O standard is changed. LVC MOS15 I/O standard utilizes least amount of power and LVC MOS33 consumes the highest amount of power for device operation. The total power consumption of all the LVC MOS I/O standard is shown in Figure 7. LVC MOS18 utilizes 15.4762% more power, when compared with LVC MOS15 I/O standard. LVC MOS25 consumes 60.7143% more power than LVC MOS15 I/O standard. LVC MOS33 uses 134.524% more power, when compared with LVC MOS15 I/O standard.




Figure 7. Total Power of LVC MOS I/O standards.

## VI. CONCLUSION

In this research work, the CU circuit is interfaced with 28-nm Artix-7 FPGA. For power calculation of the device, the I/O standard of FPGA is changed. It is observed that at 1GHz of frequency device is most power efficient with LVC MOS15 I/O standard. LVC MOS33 I/O standard uses highest amount of power, so this will not be beneficial for promoting green communication.

## REFERENCES

- [www.conserve-energy-future.com/causes-and-solution-to-the-global-energy-crisis.php](http://www.conserve-energy-future.com/causes-and-solution-to-the-global-energy-crisis.php)
- R. Mahapatra, et.al. Energy efficiency tradeoff mechanism towards wireless green communication: A survey. IEEE Communications Surveys & Tutorials, Vol. 18, Issue, 2015, pp: 686-705.
- <https://www.computerhope.com/jargon/c/contunit.htm>
- A. Aggarwal, et.al. LVC MOS-Based Low-Power Thermal-Aware Energy-Proficient Vedic Multiplier Design on Different FPGAs. In System and Architecture, Springer, Singapore, 2018.
- L. Kalra, et.al. LVC MOS I/O standard based environment friendly low power ROM design on FPGA. In 2015 2nd International Conference on Computing for Sustainable Global Development (INDIACom), 2015.
- S. Bhalla, T. Kaur, K. Bansal, I. Ahuja, and S. Chawla. LVC MOS IO Standard Based High Performance RAM Design on 28nm FPGA. International Journal of Control and Automation, Vol. 9, no. 9, pp. 213-220, 2016.
- T. Agrawal, et.al. LVC MOS Based Energy Efficient D flip-flop Design. 2nd International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC), 2018.
- G. Gupta, A. Kaur, and B. Pandey. LVC MOS based Green Data Flip Flop Design on FPGA. Ninth International Conference on Advanced Computing (ICoAC), pp. 41-45, 2017.

- T. Agrawal, A. Kumar, P. Aggarwal, and S. S. Tirmizi. LVC MOS Based 4-Bit Register. 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT), 2018.
- S. Pandey, et. al. Low Power Digital Clock Design Using LVC MOS Input/Output Standards on 45 nm FPGA. Gyancity Journal of Engineering and Technology, Volume 2, Issue 2, 2016.
- B. Pandey, et.al. Clock gating based energy efficient ALU design and implementation on FPGA. International Conference on Energy Efficient Technologies for Sustainability, 2013.

## AUTHORS PROFILE



**Keshav Kumar** is pursuing his Master of Engineering in the field of Cyber Security and FPGA from Chitkara University, Punjab, India. He did his B.Tech in Electronics and Communication Engineering from Rajasthan Technical University, Kota, India. His area of interest is the implementation of security algorithms on FPGA, power-efficient device on FPGA and green communication. He has worked with researchers of three different countries in the field of Low Power VLSI design on FPGA and Energy Efficient devices for Green Communication.



**Bishwajeet Pandey** is a co-founder of Gyancity Research Lab. Gyancity Research Lab organizes three conferences (ICGCET.ORG, RTCSE.ORG, IMCES.TECH) across the globe. He has completed his PhD in CSE from GSSI, Italy. He has worked as Asst. Professor in Department of Research at Chitkara University, Junior Research Fellow (JRF) at South Asian University. He has completed Master of Technology (IIIT Gwalior) in CSE with Specialization in VLSI, Master of Computer Application, R&D Project in CDAC-Noida. He has authored and coauthored over 135 paper available on his Scopus Profile: <https://www.scopus.com/authid/detail.uri?authorId=57203239026>. He has 1345 Citation according to his Google Scholar Profile: [https://scholar.google.co.in/citations?user=UZ\\_8yAMAAAJ&hl=en](https://scholar.google.co.in/citations?user=UZ_8yAMAAAJ&hl=en)



**Dr. Dil Muhammad Akbar Hussain** is a professor of Electronics Engineering & Computer Science at the Department of Energy Technology, Aalborg University Denmark. Professor Akbar has a Master degree in Digital Electronics from Govt. College University, Lahore Pakistan and a P-hD degree in Control Engineering from the School of Engineering and Applied Sciences, University of Sussex United Kingdom. Aalborg University has Two Satellite Campuses, one in Copenhagen (Aalborg University Copenhagen) and the other in Esbjerg (Aalborg University Esbjerg).



**Arifa Bhutto** works at IICT, University of Sindh Jamshoro, Pakistan. She is Experienced Assistant with a demonstrated history of working in the education management industry. Strong administrative professional skilled in Matlab, C++, Lecturing, Algorithms, and Research.





Processing and VDTN.

**Dr. AMIT KANT PANDIT** is an Associate Professor in Department of Electronics and Communication Engineering at Shri Mata Vaishno Devi University Katra, India. He has teaching experience of approx. 17 years. His area of interest are Multimedia Technology, Digital Signal



committees. Over 11 years' experience in teaching levels of degree and graduate studies. Also supervise both Ph.D.'s and Master students. A member in many related associations such as IEEE, IAENG, ACSE, IACSIT.

**Assoc. Prof. Dr. Yousef A. Baker El-Ebiary**. Holding Ph.D. in MIS, two Masters in IT and Business administration, and high diploma in Executive Management, Working at Faculty of Informatics and Computing (FIK), Universiti Sultan Zainal Abidin (UniSZA), Malaysia, as a senior lecturer and member of several