Design Environment for Verilog Module Analysis using Open Source Tools

Uma R., Sarojadevi H., Sanju V.

Abstract: Network-on-Chip provides possible solutions for the limitations and challenges by the present day architectures for the interconnections. The characteristics of NoCs include energy efficiency, reliability, scalability, reusability and distributed routing decisions. The existence of today’s semiconductor industry depends on shorter time-to-market, challenge of meeting increasing transistor density, reduced product life cycle, and operating frequencies getting higher. This paper discusses about a design environment for the analysis of Verilog NoC module. Tools such as Icarus Verilog, GTK Wave, Yosys etc. which are used for compilation, simulation and synthesis of the NoC are also discussed in this paper.

Keywords: Network-on-Chip, Semiconductor, Verilog, Simulation, Synthesis.

I. INTRODUCTION

In Network-on-Chip architecture, Moore’s law is quite significant, and it gets extended by the introduction of Multiprocessor architectures. Network-on-Chip (NoC) architecture [1,2,3,4,5,6,7,15,17] resolves the problems in un-synchronized communications, errors in signal integrity and non-scalable wire delays. By the adoption of packet switched communication architecture the two problems reusability and scalability faced by SoC designers are well addressed. By adopting reuse at the network structure level and level of computation, the design time can be lowered, and as a result, time to market the new products can be reduced. This paper discusses about an Integrated Development Environment (IDE) for Hardware Description Language (HDL) programming, it’s compilation, simulation and synthesis. The IDE can be used to develop the system software which could be deployed in Network-On-Chip on a reprogrammable [9,13,14,16,18,19,20,21] device. The system software developed will need to go through a test bench for simulation and analysis of the outcomes.

II. METHODOLOGY

The IDE integrates different open source tools for synthesis [8,10,11,12], compilation as well as simulation. Icarus software is used for compilation. The outcome of the Icarus compiler is then used directly in the GTK Waveform generator to view the simulated output. For Synthesis Yosys software is used, that will create the net list which can be diagrammatically represented in the IDE. This will help to easily reprogram and optimize the Verilog code for better performance. A design shall be developed using Hardware description language (Verilog). The HDL code is synthesized to be translated to logical primitives. This design can further be optimized to meet the requirements such as performance specifications, specified size, and timing constraints during synthesized process.

A. Icarus Verilog

Icarus Verilog [22] is an open source tool that helps in simulation. Also, it provides the features of synthesizing the module under test/design under test (DUT). It acts as a compiler which generates a VVP assembly form for simulating a full test bench for the module under test.

B. GTKWave Analyzer

GTKWave [23] Analyzer is used to view waveforms and is based on GIMP Toolkit. The VVP command generates a VCD file from the output of the Verilog compilation. This output VCD file can be viewed as waveforms in GTKWave Analyzer.

C. Yosys

Yosys [24] generates the Register Transfer Level (RTL) into logic gates-based design. Verilog only describes the transformation of the data as the information passes from Register to Register. This would require a synthesis tool which generates the net list, which would be representative for the logic gates.

The IDE developed takes HDL design input and has a provision of test bench simulation of the module-under-design. This enables viewing the HDL module-under-design to be viewed as netlist and helps simulating and analyzing time and performance factors as well.

III. SYNTHESIS

Synthesis phase is comprised of multiple steps. The synthesis process uses the Verilog code for the design under test (DUT). Using Yosys open source software, it synthesizes the DUT to generate the Netlist. The output netlist file is then converted into an image representation. This image is subsequently displayed on the Window, which provides the layout of the DUT file. The pseudocode for the synthesis process is as shown below.

```c
void Synthesize ()
|
// Read the Verilog code from
DUT text box control and
// add contents to a .v file
```

Revised Manuscript Received on December 12, 2019.

* Correspondence Author

Uma R*, Dept. of CSE, Nitte Meenakshi Institute of Technology, Bangalore, India. Email: urmoorthy@gmail.com

Sarojadevi H, Dept. of CSE, Nitte Meenakshi Institute of Technology, Bangalore, India. Email: hsarojadevi@gmail.com

Sanju V, School of Computing & IT, REVA University, Bangalore, India. Email: sanjuv21@gmail.com
WriteToFile (dutFile, tbVerilogDUTModule.Text)

// Use Yosys and Perform
SynthesisFormYosysSynthesisCommand
  (DUTInputFile, synthesizedOutputFile);

// Convert Netlist to Image
ExecuteSynthesis ();
//Display Image on Bitmap ImageControl
ConvertNetlistToBitmapImageFile
  ([in]Netlist, [out]BimapFile);

dotPictureBmp.Image = Image.FromFile (dotImageFile)

} 

IV. COMPILATION

In order to check the correctness of the outcomes of a Verilog module being developed, it needs to be used in a test bench, which is also a Verilog module that is consuming the design under test. Using the Icarus compiler, the DUT module along with the test bench module shall be compiled. The compiled output is then used to perform the simulation activity. Simulation process produces a waveform output, which can then be viewed in the waveform analyzer tool. The waveform analyzer tool used in this tool is the GTKWave analyzer, that shall be launched subsequent to the compilation process.

void Compile ()
{
    // Read the Verilog code DUT text box control and
    // written to the File.
    WriteToFile(dutFile,tbVerilogDUTModule.Text)

    // Read the Text Box control in Verilog Test Bench
    // add contents to the File.
    WriteToFile(testbenchFile, tbVerilogTestBenchModule .Text);

    // Do the compilation process.
    FormCompilationCommandUsingIcarus(dutFile,
        testbenchFile, compiledResult);
    // Execute the compilation command.
    RunCommand (command, true);
}

V. SIMULATION

Simulation of the design involves the running the Simulation Runtime engine command and then launching the Waveform display.

void Simulate ()
{
    // Form the Simulation Runtime Engine command.
    FormSimulationRuntimeEngineCommand
        (compiledResult, outputVCDFile);
    // Execute the command.
    RunCommand (command);
}

VI. RESULT AND DISCUSSION

The IDE has the following Text editor options.

• Verilog Module - A module under development can be added in this text editor.
• Verilog Test Bench module - A test bench module for the module under development can be added in the Verilog test bench editor.

The IDE has 3 action controls.

• Synthesis - A netlist output is created using the synthesis option from the Yosys open software.
• Compile - Compiles the Verilog module and the test bench module.
• Launch Waveform Viewer - Executes the simulation and generates a VCD file, which will be used on the GTK Waveform Analyzer.

The IDE has 3 output display options.

• Synthesized Netlist display - Displays the output image.
• Compilation Logs - Displays the output logs of the compilation and synthesize operations.
• GTK Wave Analyzer - Output of the Verilog simulation in the VCD format will be displayed in the GTK Wave Analyzer.

A screenshot of the user interface with its user workflow in the right sequence is as shown in Fig. 1.

Fig. 1. UI of the Integrated Development Environment

The output of the compilation process abstracts the compilation. The VVP command used for execution to simulate generates the VCD files. This VCD file is viewable in the GTKWaveform Analyzer.
The IDE provides a provision to launch the GTKWaveform viewer with the output generated. Once the registers or wires in the DUT are added to the signals which are to be monitored, then the user will be able to view the waveform for all the parameters in consideration. This waveform will help validate if the module under test is generating the right outcome. Fig. 2 shows the GTKWaveform output for full adder design.

![Fig. 2. GTK Waveform Analyzer output](image)

When the waveform analyzer is displayed, it launches with the full-time cycle for the simulation performed. The time view can be modified by adjusting the “From” and “To” time in the toolbar. Similarly, when the user wants to see the value of any time scale, the same can be viewed by placing the Marker at the desired location.

**VII. CONCLUSION**

NoC, in general, offers great performance and power advantages. A software for providing an environment for NoC design and reconfiguration can be of significant importance for faster and cost-efficient solutions. This paper discusses an Integrated Development Environment for use in NoC based Reprogrammable devices. The simulation and synthesis of the modules performed in this IDE helps in faster programming and diagnosis of the issues in the development of new modules.

**ACKNOWLEDGMENT**

We thank our Director, Principal, HOD and Staff of NMIT for their support in publishing this paper.

**REFERENCES**


Retrieval Number: BI0691292S19/2019/0BEHESP
DOI: 10.35940/ijitee.BI0691.1292S19
AUTHORS PROFILE

Mrs. Uma R. is pursuing Ph.D. from Visvesvaraya Technological University, Belgaum. She obtained her M.Tech. in Computer Science and Engineering from Nitte Meenakshi Institute of Technology, Bangalore in 2011 and B.Tech. in Computer Science and Engineering from Cochin University of Science and Technology in 2005. She is working as Assistant Professor at NMIT since February 2008. Her area of interest includes Network-on-Chip architectures, Compiler design and Web technologies.

Dr. Sarojadevi is a Ph.D. graduate from the Indian Institute of Science, Bangalore. She has been providing service as teacher/researcher since the time she received her BE & ME qualifications from the University Visvesvaraya College of Engineering, Bangalore. She has published more than 100 research papers in recognized journals/conferences and guided six people for Ph.D. She has about 4 years of industry experience in Siemens Information Systems Ltd., Bangalore. Dr. Sarojadevi is recognized by Marquis Who Is Who in the World in 2016 with Lifetime achievement award and she also won several other awards including CSI India Technext award in 2018 as Best Faculty of the Year. Her main research areas include High performance computing & computer architecture, Cloud computing, Machine learning and Deep learning. She is a life member of the professional bodies like CSI, IISCAA & ISTE.

Dr. Sanju V. obtained his BE in Computer Science and Engineering from NMAMIT, Nitte, India in 2002, M.Tech. in VLSI and Embedded Systems from Department of PG Studies, University Campus, VTU, Belgaum, India in 2005 and his Ph.D. from VIT University, Vellore in 2014, India. His area of interest includes Network-on-Chip architectures, CAD for VLSI, and Embedded systems.