Design and Implementation of Low Power Delay Locked Loop using Multiplexer Based Phase Frequency Detector

Vinayak U. Gandage, Veena M. B.

Abstract: This paper proposes design and implementation of low power Delay Locked Loop Architecture, with dynamic Multiplexer based Phase Frequency Detector with minimum locking time. Clock and data recovery systems are employed to derive the clocking information to correctly decode the transmitted data at the receiver. Delay Locked Loop is one of the most important clock recovery systems. The DLL architecture is designed using Cadence Virtuoso 180nm Technology with 1.8V power supply. The proposed DLL with Multiplexer based phase frequency detector shows significant reduction in power dissipation by 10% compared to DLL designed using D-FF based PFD and achieves locking state within 10 clock cycles with minimum jitter of 4.84326ps, measured within clock frequency range of 100-250MHz.

Keywords: Delay Locked Loop (DLL); Phase Frequency Detector (PFD); Voltage Controlled Delay Line (VCDL); area; power dissipation.

I. INTRODUCTION

With research and advancement in scaling of CMOS process, there is a huge demand for high speed and highly integrated System on Chip (SOC) to carry out complex tasks. Achieving synchronization between different clock domains is a difficult task as various modules within a SOC may operate at different clock frequencies. Several Clock and Data Recovery systems are employed to achieve clock and phase synchronization. In serial communication systems, clock signal information is not provided along with the transmitted data stream. Hence receiver must employ clock recovery methods to regenerate the clock by utilizing the timing information provided in the transmitted data stream. Clock recovery systems are the most important component of the communication systems like radio, wires and optical fibers. Clock signal information in high speed stream of digital data generated from a disk drive and communication networks like Ethernet is not provided. In such applications, the clock information is generated at the receiver using a reference clock and there by aligning the phase of the clock to the data stream transitions using Clock and Data Recovery methods. Delay Locked Loop is one of the most important systems employed in Clock and Data recovery.

II. DELAY LOCKED LOOP ARCHITECTURE

Delay Locked Loop is a first order non-linear circuit with a negative feedback that adjusts phase of its output clock signal with a reference clock signal. It is used in clock signal synchronization, clock and data recovery systems and clock signal synthesis. The four building blocks in DLL are: Voltage Controlled Delay Line (VCDL), Phase Frequency Detector (PFD), Charge Pump (CP) and Loop Filter (LP), as shown in Figure 1.

The reference clock signal (CLK_REF) is fed to Voltage Controlled Delay Line and Phase frequency detector. The Phase frequency detector generates the voltage pulses indicating the phase error between the reference clock signal and the VCDL output (CLK_FB). These voltage pulses are then provided to the charge pump block as the input. The charge pump converts the output of phase detector into the corresponding error current. This error current is fed to the Loop filter circuit which converts the error current into corresponding voltage change. The loop filter output is provided as control voltage (VCTRL) to the VCDL. The delay in the output of VCDL is directly proportional to the control voltage. Hence VCDL uses the loop filter output as the control voltage to adjust the delay in its output clock signal. This process continues until the feedback clock from the output of VCDL is synchronized with the input reference clock.

Fig. 1: DLL Block Diagram

Revised Manuscript Received on March 02, 2020.

*Correspondence Author
Mr. Vinayak U. Gandage*, Department of Electronics and Communication Engineering, BMS College of Engineering, Autonomous University, Bangalore, India. Email: Vinayakug@gmail.com
Dr. Veena M. B., Department of Electronics and Communication Engineering, BMS College of Engineering, Autonomous University, Bangalore, India. Email: veenamb.ece@bmsce.ac.in

Retrieval Number: E2636039520/2020/BEIESP
DOI: 10.35940/ijitee.E2636.039520
The jitter of the output clock, input clock, VCDL and control voltage are described by equations (1) – (5)

\[ \delta_{OUT} \approx \sqrt{\delta^2_{IN} + \delta^2_{VCDL} + \delta^2_{VC}} \]

(1)

\[ \delta_N = \frac{2\pi \cdot \theta_C}{T_{CLK}} \cdot \frac{1 - K_T + K_T^2 + \delta_{CLK}}{1 + K_T} \]

(2)

\[ \delta_{VCDL} = \frac{2\pi}{T_{CLK}} \cdot \frac{\theta_{VCDL}}{\sqrt{1 - K_T^2}} \]

(3)

\[ \delta_C = \frac{2\pi}{T_{CLK}} \cdot K_{VCDL} \cdot \Delta_{VC} \]

(4)

\[ K_T = \frac{2\pi \cdot K_{VCDL} \cdot I_{CP}}{C} \]

(5)

Where

- \( \delta_N \) is the input phase error caused by the signal noise and is the timer error caused by the noise and the slope variation of the clock
- \( \theta_{VCDL} \) is the VCDL output phase error
- \( \Delta_{VC} \) is the voltage noise of the capacitor (C) in loop filter
- \( K_{VCDL} \) represents the gain of VCDL in s/V
- \( I_{CP} \) is the charge and discharge current in the charge pump

Authors of [1] explain the functional components of DLL and propose a modified VCDL to implement low power DLL. A low power dynamic MUX based PFD is proposed in [2] to reduce jitter and power dissipation. Authors of [3] propose a Phase Locked Loop using modified D-FF based PFD to reduce dead band issue and explain charge pump operation. Dynamic CMOS circuit techniques and its advantages over static designs are explained in [4]. A Phase Locked Loop, using differential VCO, NOR resettable D-FF based PFD is proposed in [5]. Two non-linear PFD architectures are proposed in [6] to eliminate dead zone. A multi-phase DLL is proposed in [7] employing a NAND resettable PFD and VCDL to overcome dead band issues. A comparison of different TSPC configurations of D-FF is carried out in [8]. A high-resolution Time to Digital converter is implemented using an array of Delay Locked Loop in [9] in 0.35\( \mu \)m CMOS process. Reference [10] proposes the implementation of a Delay Locked Loop based Clock and Data Recovery circuit using level tracking technique in Verilog HDL. Reference [11] proposes a high performance phase locked loop designed using 0.18\( \mu \)m CMOS process based on divider less structure which consumes 13.4mW of power and rms jitter of 3.21 ps. Reference [12] describes spur suppression by reducing current mismatch in charge pump and implements a phase locked loop using 130nm CMOS process with power consumption of 12mW

### III. METHODOLOGY

This paper demonstrates the Design and implementation of Delay Locked Loop using D Flip-Flop and Multiplexer based Phase frequency detectors and compares the DLL key performance factors like jitter, locking time, power and area.

#### A. D-FF based PFD

Fig. 2 below shows the PFD design based on D Flip-flop. The inputs of both the flip flops are connected to the supply voltage VDD and hence it stays at logic one. The reference clock signal (CLK_{ref}) is provided to the input of upper D flip flop while the feedback clock (CLK_{in}) is connected to the lower D flip flop input. When any of the clock signals switch to logic high, the flip flops will be charged, and output goes high. When both the D flip flop outputs UP and DOWN go high, the AND gate will generate a reset signal to prevent both the D flip flop to produce logic high at the output.

![Fig. 2. D-FF based PFD](image)

D-FF based PFD contributes to major portion of power dissipation in the DLL architecture and has large glitch of significant amplitude on the output signals due to the delays associated with reset path which is overcome by dynamic multiplexer-based PFD.

#### B. Proposed DLL with Dynamic MUX based PFD

The DLL with conventional D-FF based PFD has locking problems due to large glitch in the PFD output. The DLL architecture proposed in this paper uses multiplexer based Dynamic Phase frequency detector [2] to minimize the power dissipation and to reduce jitter in the PFD output signals.

#### B.1 Low Power Multiplexer based PFD

The low power dynamic PFD is shown in Fig. 3 below. Two multiplexers M0 and M1 are used in this PFD design instead of D flip flops. When CLK_{REF} signal goes low, transistor C0 is switched ON and the node N1 is charged to supply voltage VDD.
Transistor C1 and C2 hold this charge. Since the MUX select input SEL is connected to CLK_REF, the MUX output UP goes low by selecting MUX input U0. When CLK_REF signal changes to logic high and CLK_FB switches to logic level low, the charge stored at N1 is transferred to the MUX output signal UP by selecting the input U1 and by selecting the MUX input D0, the DOWN signal switches to logic low.

**B.2 Internal Structure of MUX**

The internal schematic of 2:1 multiplexer used in this design is shown in the figure 4. The transistors M1 and M2 form an inverter to invert the signal SEL which controls the transistors M4 and M5. The inverter output signal SELB is used to control the transistors M3 and M6. Transistors M3, M4 and M5, M6 form pass transistors. When select line SEL is low, SELB is high and turn on the transistors M3 and M4 to pass the logic A to the output VOUT. Similarly, when SEL is high, transistors M5 and M6 are turned ON and pass the logic B to output VOUT.

**B.3 Voltage Controlled delay Line (VCDL)**

The schematic of the VCDL is shown in Fig. 5 below. Voltage Controlled Delay Line consists of bias circuit, current starved inverters and buffer as shown in below figure 5. The combination of current starved and digital inverters is used to improve rising and falling time of each clock phase. The current mirror circuit determines the current in the delay elements which in turn is determined by the control voltage. The current mirror circuits act as starvation devices.

**B.4 Charge Pump and Loop Filter**

The schematic of the charge pump along with loop filter is shown in Fig. 6 below. The charge pump controls the variation in the control voltage by charging and discharging the capacitor depending on the output of the phase frequency detector. Initially, when the reference clock and the feedback clock signals are out of phase, the variation in the control voltage is determined by the charge pump depending upon the UP and DOWN pulses from the output of phase detector, such that feedback clock starts approaching and finally the feedback clock time period is locked to that of reference clock. The charge pump remains relatively stable when the phase difference between both the signals is zero. Charge Pump consists of two switched current sources with load capacitance CP. When a pulse is detected on the DOWN signal line, the capacitor is charged through the PMOS transistor M1. On the other hand, when there is a pulse on the UP signal, the NMOS transistor M2 discharges the capacitor.
IV. RESULT AND DISCUSSION

Figure 7 below shows the DLL block architecture.

The conventional DLL with D-FF based PFD has large glitch of significant amplitude on the DOWN signal line when CLK_REF leads CLK_FB as shown in Fig. 8. But ideally in this case, DOWN signal must be zero, which is not achieved.

The proposed DLL with dynamic MUX based PFD has DOWN signal with negligible width for the same scenario as shown in Fig. 9.

V. CONCLUSION

Delay Locked Loops are the integral part of digital electronics systems used to enhance the timing characteristics of the integrated circuits and clock recovery process for high speed digital communication systems. The DLL with D-FF based PFD has significant jitter of 39.9901ps and DOWN signal of significant amplitude due to reset path delays in the PFD design. The proposed DLL with multiplexer based dynamic DLL overcomes this problem and achieves efficient locking with jitter of 4.84326ps and the measured power dissipation of the proposed DLL is less than that of conventional DLL. Simulation shows 10% reduction in power dissipation.

TABLE I. Performance Comparison

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology (µm)</td>
<td>0.13</td>
<td>0.13</td>
<td>0.35</td>
<td>0.35</td>
<td>0.35</td>
</tr>
<tr>
<td>Supply Voltage (V)</td>
<td>1.8</td>
<td>1.8</td>
<td>2</td>
<td>3.3</td>
<td>3.0-3.6</td>
</tr>
<tr>
<td>Frequency Range (MHz)</td>
<td>100-250</td>
<td>60</td>
<td>100</td>
<td>50-120</td>
<td>130-160</td>
</tr>
<tr>
<td>Jitter (ps)</td>
<td>484326</td>
<td>17.5</td>
<td>75</td>
<td>7</td>
<td>24</td>
</tr>
<tr>
<td>Power Dissipation (mW)</td>
<td>18370</td>
<td>0.92</td>
<td>15</td>
<td>3.4</td>
<td>23</td>
</tr>
</tbody>
</table>

ACKNOWLEDGMENT

I would like to thank my guide for the valuable guidance during the entire period of this work.
REFERENCES


AUTHORS PROFILE

Mr. Vinayak U Gandage completed MTech in Electronics from BMS College of Engineering Bengaluru India. He completed bachelor’s degree in Electronics and Communication from BLDEA’s College of Engineering, Vijayapur under Visvesvaraya Technological University. He has 2 years of experience in semiconductor industry.

Dr. Veena M B received her Ph.D. in VLSI Signal processing from Visvesvaraya Technological University. She has published several technical papers in peer reviewed International/National Journals. She is also a reviewer for few International Journals/ Conferences. She is Fellow of IEI, Life member of ISTE and senior member of IEEE.