Implementation of Area optimized Low power Multiplication and Accumulation
S.China Venkateswarlu1, N.Uday Kumar2, N.Sandeep Kumar3, Aannam Karthik4, V.Vijay5

1Dr.S.China Venkateswarlu, Professor-ECE,Institute of Aeronautical Engineering, Affiliated to JNTUH, Hyderabad., Undigal, Hyderabad, Telangana, India.
2Dr.N. Uday Kumar, Professor-ECE, Marri Laxman Institute of Technology, Affiliated to JNTUH, Hyderabad, Dundigal, Hyderabad, Telangana, India.
3N.Sandeep Kumar, Assistant Professor-ECE,Institute of Aeronautical Engineering, Affiliated to JNTUH, Hyderabad, Dundigal, Hyderabad, Telangana, India.
4Aannam Karthik, Assistant Professor, ECE, Institute of Aeronautical Engineering, Affiliated to JNTUH, Hyderabad, Dundigal, Hyderabad, Telangana, India.
5Dr.V.Vijay, Professor-ECE,Institute of Aeronautical Engineering, . Affiliated to JNTUH, Hyderabad, Dundigal, Hyderabad, Telangana, India.

Manuscript received on October 12, 2019. | Revised Manuscript received on 22 October, 2019. | Manuscript published on November 10, 2019. | PP: 2928-2932 | Volume-9 Issue-1, November 2019. | Retrieval Number: A9110119119/2019©BEIESP | DOI: 10.35940/ijitee.A9110.119119
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: There is number of computations involved at every stage in Digital Signal Processing (DSP). At every stage of computation we have addition and multiplication of the terms derived from previous and presents stages. The general computation incorporates the use of normal multiplication and addition, but the circuitry of normal multiplication and addition is lethargic i.e., it consumes more space on chip, consumes more power and the speed of computation is also low.These drawbacks can be avoided by switching to proposed method called Multiplication and Accumulation (MAC). Aim of this project is to develop an Area optimized Low power digital circuit for MAC (Multiply and Accumulate) operation. We develop the Verilog Hardware Description Language code for the various implementations of the MAC (Multiply and Accumulate) that is we try to avoid using multipliers and prefer to use the combinational circuits like multiplexers. These Verilog HDL codes will be simulated to check the functionality. Once we get the expected results we go for the implementation of the digital circuits. We analyze all the MAC digital circuits to find out the best digital circuit which consumes minimum area and power. The importance of MAC in FPGA designs is explained by some filter designs. We also give some suggestions on the system level solutions based on the MAC.
Keywords: Multiplier Accumulator Unit, Digital Signal Processing, Embedded Systems Algorithmic Noise Tolerant , Replica Redundancy Block
Scope of the Article: Algorithm Engineering