29ae41dc-879c-4edd-a01c-440943e4f719 beie director@blueeyesintelligence.org 10.35940/ijitee.D8522.0210421 10.1109/43.3166Sheldon B. Akers, "A Parity Bit Signature For Exhaustive Testing", IEEE Transactions on Computer-Aided Design, Vol. 7, No. 3, March 1988, pp. 333-338.10.1109/JSSC.2006.877253Lowell H. Miles, "An 860-Mb/S (8158,7136) Low-Density Parity-Check Encoder", IEEE Journal of Solid-State Circuits, Vol. 41, No. 8, Aug. 2006, pp. 1686-1691.10.1109/TCOMM.2008.060502KuiCai, "A General Construction of Constrained Parity-Check Codes For Optical Recording", IEEE Transactions on Communications, Vol. 56, No. 7, July 2008, pp. 1070-1079.10.1109/20.917609Travis R. Oenning, "A Low-Density Generator Matrix Interpretation of Parallel Concatenated Single Bit Parity Codes", IEEE Transactions on Magnetics, Vol. 37, No. 2, Mar. 2001, pp. 737-741.10.1109/LCOMM.2014.2382588Jingnan Hu, "Block Markov Superposition Transmission of Repetition and Single-Parity-Check Codes", IEEE Communications Letters, Vol. 19, No. 2, Feb. 2015, pp. 131-134.10.1109/TIT.2011.2179842Qin Huang, "Cyclic and Quasi-Cyclic LDPC Codes on Constrained Parity-Check Matrices and Their Trapping Sets", IEEE Transactions on Information Theory, Vol. 58, No. 5, May 2012, pp. 2648-2671.10.1109/TIT.2012.2184736Anne Canteaut, "Parity-Check Relations on Combination Generators", IEEE Transactions on Information Theory, Vol. 58, No. 6, June 2012, pp. 3900-3911.10.1109/TII.2020.2987840Yuchen Jiang, "Optimized Design of Parity Relation Based Residual Generator for Fault Detection: Data-Driven Approaches", IEEE Transactions on Industrial Informatics, Vol. 17, Iss. 2, April 2020, pp. 1449-1458.10.1109/12.660167DimitrisNikolos, "Optimal Self-Testing Embedded Parity Checkers", IEEE Transactions on Computers, Vol. 47, No. 3, March 1998, pp. 313-321.10.1109/TIT.2007.892770NorifumiKamiya, "High-Rate Quasi-Cyclic Low-Density Parity-Check Codes Derived From Finite Affine Planes", IEEE Transactions on Information Theory, Vol. 53, No. 4, April 2007, pp. 1444-1459.10.1109/ACCESS.2017.2723046Dongying Chen, "Low-complexity High-performance Low-Density Parity-Check Encoder Design for China Digital Radio Standard", IEEE Access, Vol. 5, 2017, pp. 20880-20886.10.1109/TIT.2012.2184834QiujuDiao, "A Matrix-Theoretic Approach For Analyzing Quasi-Cyclic Low-Density Parity-Check Codes", IEEE Transactions on Information Theory, Vol. 58, No. 6, June 2012, pp. 4030-4048.10.1109/TIT.2010.2095071WittawatKositwattanarerk, "Lifting the Fundamental Cone and Enumerating the Pseudocodewords of a Parity-Check Code", IEEE Transactions on Information Theory, Vol. 57, No. 2, Feb. 2011, pp. 898-909.10.1049/el:19881028T. Matsumoto, "Parity Generator Circuit Using a multistate Resonant tunneling Bi Polar Transistor", Electronics Letters, Vol. 24, No. 24, Nov. 1988, pp. 1506-1507.10.1109/TCOMM.2013.020813.120216Chia-Fu Chang, "Advanced Information of Parity Bits for Decoding Short Linear Block Codes Using the A* Algorithm", IEEE Transactions on Communications, Vol. 61, No. 4, April 2013, pp.1201-1211.10.1109/ACCESS.2020.3032837SinaVafi , "Cyclic Low Density Parity Check Codes With the optimum Burst Error Correcting Capability", IEEE Access, Vol. 8, Nov. 2020, pp. 192065-192072.10.1109/TMECH.2014.2329005Yulei Wang, "Data-Driven Design of Parity Space-Based FDI System for AMT Vehicles", IEEE/ASME Transactions on Mechatronics, Vol. 20, Iss. 1, Feb. 2015, pp. 405-415.10.1109/12.312118Wen-Ben Jone, "Multiple Fault Detection in Parity Checkers", IEEE Transactions on Computers, Vol. 43, Iss. 9, Sep 1994, pp. 1096 - 1099.10.1109/TAC.2003.822856Hao Ye, "A New Parity Space Approach For Fault Detection Based on Stationary Wavelet Transform", IEEE Transactions on Automatic Control, Vol. 49, No. 2, Feb. 2004, pp. 281-287.10.1109/4.823442Takeshi Suzuki, "Synonym Hit Ram-A 500-Mhz CMOS SRAM Macro With 576-Bit Parallel Comparison And Parity Check Functions", IEEE Transactions on Solid State Circuits, Vol. 35, No. 2, Feb. 2000, pp. 163-174.10.1109/26.477491B. Comaglia, "Errored Block Detection with Bit Interleaved Parity Failures in SDH Network", IEEE Transactions on Communications, Vol. 43, No. 12, Dec. 1995, pp. 2904-2906.10.1109/9.746262X. Ding, "A Characterization of Parity Space and its Application to Robust Fault Detection", IEEE Transactions on Automatic Control, Vol. 44, No. 2, Feb. 1999, pp. 337-343.10.1109/LCOMM.2016.2530706HosseinFalsafain, "A Generator-Matrix-Based Approach for Adaptively Generating Cut-Inducing Redundant Parity-Checks", IEEE Communications Letters, Vol. 20, Iss. 4, April 2016, pp. 640 - 643.10.1109/18.45283Tom Fuja, "Cross Parity Check Convolutional Codes", IEEE Transactions on Information Theory, Vol. 35, No. 6, Nov. 1989, pp. 1264-1276.10.1109/TIT.2011.2165812Ching-Yi Lai, "A Construction of Quantum Stabilizer Codes Based on Syndrome Assignment by Classical Parity-Check Matrices", IEEE Transactions on Information Theory, Vol. 57, No. 10, Oct. 2011, pp. 7163-7179.10.1109/TC.2015.2479617DipanwitaGangopadhyay, "Multiple-bit Parity-based Concurrent Fault Detection Architecture for Parallel CRC Computation", IEEE Transactions on Computers, Vol. 65, Iss. 7, July 2016, pp. 2143 - 2157.10.1049/el:19880461N. M. Martin, "Eleven-Bit Parity Generator with a Single, Vertically Integrated Resonant Tunneling Device", Electronics Letters, Vol. 24, No. 11, May 1988, pp. 681-683.10.1049/iet-com.2014.0178Mu Zhang, "Density optimization of generator matrices of quasi-cyclic low-density parity-check codes and their rank analysis", IET Communications, Vol. 8, Iss. 14, 2014, pp. 2547-2555.10.1109/TCOMM.2005.861667Zongwang Li, "Efficient Encoding Of Quasi-Cyclic Low-Density Parity-Check Codes", IEEE Transactions on Communications, Vol. 54, No. 1, Jan. 2006, pp. 71-81.