

# Design a Low Power and High Speed 130nm Fulladder using Exclusive-OR and Exclusive-NOR Gates



Soniya Nuthalapati, P.V. Sai Ranjitha, Kalapala Radhika Rani, Lingisetty Lourdu SasiRekha, Sirisha Mekala, Firdosia Parveen Mohammad

**Abstract:** This literature illustrates the high speed and low power Full Adder (FADD) designs. This study relates to the composited structure of FADD design composed in one unit. In this the EXCL-OR/EXCL-NOR designs are used to design the FADD. Mostly concentrates on high speed standard FADD structure by combining the EXCL-OR/EXCL-NOR design in single unit. We implemented two composite structures of FADD through the full swing EXCL-OR/EXCL-NOR designs. And the EXCL-OR/EXCL-NOR design is done through pass transistor logic (PTL) and the same design projected on the composited FADD design. Such that the delay, area of the design, power requirement for the circuit gets optimized. The two composited FADD designs are compared and reduced the constraints of power requirement, area, delay and the power delay product (PDP). The simulated outcomes are verified through 130nm CMOS mentor graphics tool.

**Key terms:** Full Adder (FADD), EXCL-OR/EXCL-NOR, Pass transistor logic (PTL), mentor graphics tool.

## I. INTRODUCTION

An EXCL-OR – EXCL-NOR gates are designed to create single bit Full Adder(FADD)s of 6 in count with 90-nm CMOS, were developed and the throughput was observed using HSPICE, Cadence tools and found that everything like the power delay product (PDP), energy usage and Fastness were better concert on all aspects. While the size and delay is reduced. The other advantage here is that this mechanism is tolerable to heavy blares. And an invention of single bit FADD is done and it is expanded to 32 bit as well. The design brought development regarding energy and fastness. To design FADD they used pass transistors [PTs], Transmission gates [TGs] and Conventional CMOS is invented and it's results were calculated using cadence toolset, also contrasted with 20 FADD past designs and found that it provided fastness among them.

So that a hybrid full adder (FADD) design at fundamental level is described and predicted the concert in multistage designs which gave good results in power utilization and tradeoff. A reverse-carry-propagate adder [RCPA] is developed along with few hybrid adders and contrasted with state-of-art summers in HSPICE tool which resulted in low delay and power consumption. To optimize the power they revoked the adder so that the power usage along with output noise with a 20 KHz signal band width and 103.4  $\mu$ W power loss. An innovative approach is made to get fixed-width adder-tree [AT] pattern with truncated put in with best putout. The other positivity in this is to reduce other obstacles that are available at compound pattern is described from [1]-[9]. An imply based multiplier, IMPLY philosophy with memristors and grapheme barristors are used to design FADD which gave five times extra results by using same weight to figure of process and also gives less PDP, 41% speed and 78% low size when compared to the earlier technologies. In the same, a quantum –dot- cellular automata (QCA) and QCA with Exclusive-Or are proposed which is mainly made of totally used majority gates and with less amount of semi used majority gates, the output is very much enhanced in delay, area and cell count as compared to the previous one. Likewise, CMOS design a Micro-resonator and a magnetic summer technology with the help of Hall Effect are used which decreased the difficulty in Circuit analysis along with size. The energy consumption here plays an important role and can easily be achieved. The plasmons were used to design an FADD which is made of SiO<sub>2</sub> film laid on CMOS. The exhibited few input wave as compared with near-field design gave the same output. Mainly, by taking into account of energy usage and speed in designing carbon nanotube field effect transistor (CNFET), 2 resourceful FADD were used with simple exact algorithm [SEA]. The proposed one gave best PDP and less delay as compared to previous ones. And a fault lenient parallel adder is designed using carry pick add algorithm that can minimize area. Also the designs named exact FA [EFA], fault tolerant FADD [FTFA] was proposed which resulted in area reduction. And also the radiation solidified and less energy magnetic FADD [MFA] for modern microchips is developed, contrasted with past ones and came to know that it is suited for enduring any molecule hit irrespective of the prompted charge, so that the power discharge is reduced. A different design with 4 modern approximate FADD [AXFA] design with MTJ provided steady output,

Manuscript received on March 12, 2021.  
Revised Manuscript received on March 19, 2021.  
Manuscript published on March 30, 2021.

\* Correspondence Author

SoniyaNuthalapati\*, E.C.E, JNTUK, Guntur, India. Email: [nuthalapatisoniya@gmail.com](mailto:nuthalapatisoniya@gmail.com)

P.V.Sai Ranjitha, E.C.E, JNTUK, Guntur, India. Email: [sairanjitha.pasupuleti@gmail.com](mailto:sairanjitha.pasupuleti@gmail.com)

Kalapala Radhika Rani, E.C.E, JNTUK, Guntur, India. Email: [ranikalapala63@gmail.com](mailto:ranikalapala63@gmail.com)

Lingisetty Lourdu Sasi Rekha, E.C.E, JNTUK, Guntur, India. Email: [lourdusasi@gmail.com](mailto:lourdusasi@gmail.com)

Sirisha Mekala, E.C.E, JNTUK, Guntur, India. Email: [sirishamekala4@gmail.com](mailto:sirishamekala4@gmail.com)

FirdosiaParveen Mohammad, E.C.E, JNTUK, Guntur, India. Email: [firdosiaparveen3@gmail.com](mailto:firdosiaparveen3@gmail.com)

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

less area and power utilization. Also, the purified buzz photos are utmost equal to the fine Gaussian sifts.

To variant a correct multi-threshold voltage (MTV) along with gate diffusion input (GDI) FADD is demonstrated which provided less size and power leakage compared to the previous works when tested with quality based 45nm CMOS mechanism. In these all literatures [10]-[22] they described different technologies to develop the FADD with less delay, power and area. This is a molecular FADD consisting of molecular fundamental gate along with AND and EX-OR gates is designed under a variant technology with strand-displacement [SD] and visual DNASD [DSD] and then executed using visual DSD and evolved that it is used to develop any kind of DNA integrated circuits [23].

In this a summer containing data in racetrack memory (RTM) and a combination of single and double precision floating-point were derived from magnetic tunnel junction (MTJ) and field programmable gate array[FPGA] with steady memory and succeeded in gaining less area and delay, high fastness and sense are executed using STM-90nm ASCII tool. In [24] the major part in designing FADD is resistive random access memory [RRAM], with the use of ripple-carry-adder [RCA] and a technology depending on electro-optic RCAs in silicon-photonics, a 2 bit thermal-optic FADD is taken as example to furnish Fastness, less power leakage and high bandwidth. And the size and delay can be minimized and steadiness can be improved although the design is complex. Discussed the FADD is designed using memories [24]-[27].

## II. ANALYSIS OF FULL ADDER (FADD) LOGIC STRUCTURES:

There are various logic structures to design the FADD cells. In exact there are two different structures in FADD those are invariant and variant. Invariant FADDs are stable, flexible and consume less power over the variant. Variant structure is the other option to lay the logic function. But in this the size of the structure is less, voltage level in full swing, fast switching, no invariant consumption of power and non ratioed syllogistics. For example if there are M feed in logic then this have M+2 transistors and 2M transistors in CMOS design. The real usage of this is that the PMOS is the only one transistor in CMOS design. Such that the capacitive load at resultant gets optimized which results with lag at output. In this the main constraints are discussed for FADD design is power dissipation, size, delay, reliability and stability. So to overcome the drawbacks we had composited some structures which are known as Composited Variant – Invariant FADDs. In this so many styles have been discussed through the CMOS design which has both advantages and disadvantages. Mainly the FADDs are varied in two types based on output occurred. The first type is full swing contains C-CMOS, CPL, PTL, TGA, TFA, Hybrid, 14T and 16T. The second type is non-full swing consists of 10T, 9T and 8 T. Actually these FADDs are designed containing lesser number of transistors related to Excl-OR/Excl-NOR, low power consumption among the second type. So in this some CMOS based transistor FADD design had done due to the complementary CMOS and Pass transistor logic (PTL) acts very tough even in hard situations and the area consumption of transistor can be modified such

that these consumes less amount of power which is the usage of this circuit design.

## III. DESIGN OF OPTIMIZED EXCL-OR/EXCL-NOR USING TRANSISTORS:

In this paper to design the full adder that is composite full adder we used 2 by 1 multiplexer and 2 input Excl-OR/Excl-NOR circuit. The Excl-OR/Excl-NOR requires high power to run. So this is the main circuit which consumes high amount of power in FADD. So the main focus of this paper is to design the Excl-OR/Excl-NOR with a minimum number of transistors. Such that we used the full swing circuits laid by the Double pass-transistor (DPL) structure and Pass transistor logic (PTL) structure. The implemented DPL is shown in Fig.1 contains eight transistors the drawback of this is it, this contains two inverters which drives resultant capacitance which requires more power, more area leads to delay, in addition medium points more capacitance such that the factor power delay product (PDP) is also high. Another logical circuit design Excl-OR/Excl-NOR is the Pass Transistor Logic (PTL) structure shown in Fig.2 Contains six transistors, which requires less power, delay, area and such that PDP compared over the DPL structure. This is the best circuit which has one pass transistor gives results with less number of transistors.

### A. Implemented Excl-OR/Excl-NOR Design:

So in this by using PTL design we implemented Excl-OR/Excl-NOR circuit and compared this implemented over the non-full swing circuit because for this the Power and lag at the output are very effective. Due to the voltage decrement drawback for single feed in logical data we implemented the full swing structure. In this projected Excl-OR/Excl-NOR structure there are not gates such that there is less lag/delay and good ability to drive the circuit over the Fig.1 and Fig.2. In this Fig.3 have one transistor more than the Fig.2. The design visualized in Fig.4 feed in A and B are not same, due to these are attached to feed in of inverter and other to the nmos, such that delay and power consumption is optimized.

### B. Composited Excl-OR/Excl-NOR Design:

So by considering, the Fig.4 we composited those Excl-OR/Excl-NOR circuits and designed the Fig.5. This Fig.5 contains 12 transistors. In this design the feed in are connected as shown in Fig.4. However to equate the feed in capacitances we composited the Excl-OR/Excl-NOR circuits. In this we can see the reduced delay and power. The circuit does not contain inverter on its path and resultant capacitance is also negligible. Such that this circuit obtains fast output and low power consumption. While the set back of Excl-OR/Excl-NOR is equal, this minimizes the hitch in another step. Another uses of this circuit are high driving ability, resultant with full swing, tough and reliable, less area and less supply voltage. From this conceptual we can say that the lag at the output, power consumption is less than then PDP is less. Overall the performance of Fig.5 is better compared over other structures.



## IV. IMPLEMENTED COMPOSITED FULL ADDER (FADD) DESIGN:

We implemented two novel FADD circuits for several appliances shown in Fig.6 and Fig.7. The designed novel FADD have been achieved through composited logic structures, and also these all are implementing utilizing the circuit Fig.5. Fig.6 visualizes the new implemented composited FADD design with 20 transistors, designed with the help of two 2 by 1 multiplexer and Excl-OR/Excl-NOR gates (shown in Fig.5). So the design CFA (Composited Full Adder) have 20 transistors, in this the power consumption is less due to the usage of inverter. The uses of this design are full swing output, less power dissipation and fast switching speed, toughness over the voltage and area. For example if a Excl-NOR b is equal to one then carryout equal to feed in a and b. to unite the feed in capacitances, a and b are to be utilized for achievement and attached to the N9 and P10 transistors correspondingly. Drawback of this is minimization occurred in resultant driving ability due to chain system like carry adders. Such that we proposed TG logic to avoid the hedging at the resultant. In the design of Fig.6 we utilized minimum number of transistors. So to generate the resultants like sum, Excl-OR/Excl-NOR and carryout there are no other inverters utilized to produce cbar, at which the sum can be occurred by the cbar resultant. So that the sum resultant will not depends on Excl-OR and Excl-NOR feed in. But these are attached to transmission gate multiplex and then to selection lines of 2 by 1 multiplexer. In this the lag can be optimized only when the Excl-OR/Excl-NOR nodes converts petite. The design Composited FADD (CFA-22T) Fig.7 is generated by enforcing the design of Fig.6 which contains 20 transistors so that the implemented design in Fig.7 have 22 transistors which have less power consumption and delay when correlated with CFA-20T, because of minimum capacitance at Excl-OR/Excl-NOR bumps. By summing the cbar, the driving ability of CFA-22T is good over the CFA-20T design.

## V. SIMULATION RESULTS:

In this simulated waveforms we had done on FADD implementation through Excl-OR/Excl-NOR, so that we mainly concentrated to reduce the transistors in Excl-OR/Excl-NOR and also the factors like Power dissipation, Delay and PDP. So in this the Excl-OR/Excl-NOR is implemented through DPL, PTL and Non fullswing. In this the simulation results shows that the PTL is suitable to design the FADD. So, we used the PTL style and designed the full adder with 22 transistors and 20 transistors. In FADD-22T have more power dissipation compared to FADD-20T, while the delay is lesser than the FADD-20T. So at last we concluded that PDP value for FADD-22T is less when compared to FADD-20T. The resultants and their factors are explained in Table1. And the implemented designs Schematics, Symbols, Simulated waveforms are shown below.




Figure 1: Schematic of Excl-OR/Excl-NOR using Double Pass transistor logic (DPL) with 8T




Figure 2: Schematic of Excl-OR/Excl-NOR using Pass transistor logic (PTL) with 8T




Figure 3: Schematic of Excl-OR/Excl-NOR using Non Full Swing (NFS) with 8T




Figure 4: Implemented Full Swing Schematic of Excl-OR/Excl-NOR with 10T

# Design a Low Power and High Speed 130nm Fulladder using Exclusive-OR and Exclusive-NOR Gates




Figure 5(a): Composited Full Swing schematic of Excl-OR/Excl-NOR with 10T




Figure 5(b): Composited Full Swing symbol of Excl-OR/Excl-NOR with 10T




Figure 5(c): Composited Full Swing simulated diagram of Excl-OR/Excl-NOR with 10T




Figure 5(d): Composited Full Swing simulated waveform of Excl-OR/Excl-NOR with 10T




Figure 6(a): Projected schematic of FADD using PTL logic with 20T




Figure 6(b): Projected symbol of FADD using PTL logic with 20T




Figure 6(c): Projected simulated diagram of FADD using PTL logic with 20T




Figure 6(d): Projected simulated waveform of FADD using PTL logic with 20T






Figure 6(a): Projected schematic of FADD using PTL logic with 22T



Figure 7(b): Projected symbol of FADD using PTL logic with 22T




Figure 7(c): Projected simulated diagram of FADD using PTL logic with 22T




Figure 7(d): Projected simulated waveform of FADD using PTL logic with 20T

Table1: Simulation outcomes of Excl-OR/Excl-NOR and FullAdder designs

Design	Technology used	Power Dissipation (nw)	Delay (ns)	Power Delay Product (PDP)femto joules (fJ) 10 <sup>-18</sup> Joules
DPL Excl-OR/Excl-NOR	130nm	2436.1	49.74	121.1
PTL Excl-OR/Excl-NOR	130nm	10.51	49.99	0.529
NFS Excl-OR/Excl-NOR	130nm	4.856	49.99	0.242
Full swing PTL Excl-OR/Excl-NOR	130nm	0.827	49.79	0.041
Fullswing PTL combined Excl-OR/Excl-NOR	130nm	0.827	49.79	0.041
FA-20T using PTL logic	130nm	8.118	49.99	0.405
FA-22T using PTL logic	130nm	8.926	0.016	0.143

## VI. CONCLUSION

In this literature, we first implemented the Excl-OR/Excl-NOR designs. So from the analysis due to inverters in the design, and due to closed loop of Excl-OR/Excl-NOR it is becoming disadvantage. So because of closed loop, the factors like the delay, resultant capacitance, and power consumption of the design getting maximized. Such that we implemented another Excl-OR/Excl-NOR design to overcome those constraints. So, at end the implemented Excl-OR/Excl-NOR have designed two composited FADD structures with several appliances. And to minimize the size of transistor we used the novel technology such that the design achieves better agility, efficiency and concurrence. So after the simulation of composited FADD structure this gives better achievements. And the implemented CFA-22T shows that PDP upto----- among the implementations. And this design have delay of- and power consumption of ----- are better over another FADD structures. The implemented CFA-22T acts with less delay and power consumption over other at every point of situations. So all FADD structures are sensitive to PVT changes.

## REFERENCES:

1. Jyotikandpal, "High-speed hybrid-logic full adder using high-performance 10-T EXCL-OR-EXCL-NOR cell", IEEE transactions on very large scale integration (VLSI) systems, vol. 28, Iss.6, 2020, pp. 1413 - 1422.

2. HamedNaseri, "Low-Power and Fast Full Adder By Exploring New EXCL-OR and EXCL-NOR Gates", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, Iss. 8, 2018, pp. 1481 - 1493.
3. YavarSafaeiMehrabani, "Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.24, Iss. 11, Nov. 2016, pp. 3268 - 3281.
4. Partha Bhattacharyya, "Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circuit", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, Iss. 10, Oct. 2015, pp. 2001 - 2008.
5. MehediHasan, "Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation", IEEE Transactions on Circuits and Systems, Vol. 67, Iss. 8, Aug. 2020, pp. 1464 - 1468.
6. Hareesh-Reddy Basireddy, "Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, Iss. 5, May 2019, pp. 1138 - 1147.
7. MasoudPashaeifar, "Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, Iss. 11, Nov. 2018, pp. 2530 - 2541.
8. Mohammad Honarparvar, "A 0.9-V 100-Mw feed forward Adder-Less Inverter-Based Mash  $\Delta\Sigma$  Modulator With 91-Db Dynamic Range and 20-Khz Bandwidth", IEEE Transactions on Circuits and Systems, 2018.
9. Basant Kumar Mohanty, "Efficient Design for Fixed-Width Adder-Tree", Ieee Transactions On Circuits And Systems, Vol. 66, Iss. 2, Feb. 2019, pp. 292 - 296.
10. David Radakovits, "A Memristive Multiplier Using Semi-Serial IMPLY-Based Adder", IEEE Transactions on Circuits and Systems, Vol. 67, Iss. 5, May 2020, pp. 1495 - 1506.
11. ShokatGanjeheizadehRohani, "A Semiparallel Full-Adder in IMPLY Logic", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 28, Iss. 1, Jan. 2020, pp. 297 - 301.
12. SunwooHeo, "Ternary full adder using multi-threshold voltage graphene barristers", IEEE Electron Device Letters, Vol. 39, No. 12, December 2018, pp. 1948-1951.
13. DariushAbedi, "Decimal Full Adders Specially Designed for Quantum-Dot Cellular Automata", IEEE Transactions on Circuits and Systems, Vol. 65, Iss. 1, Jan. 2018, pp. 106-110.
14. TrailokyaNathSasamal, "Efficient design of coplanar ripple carry adder in QCA", IET Circuits, Devices & Systems, Vol. 12, Iss. 5, Sep. 2018, pp. 594 - 605.
15. Sally Ahmed, "A Compact Adder and Reprogrammable Logic Gate Using Micro-electromechanical Resonators with Partial Electrodes", IEEE Transactions on Circuits and Systems, Vol. 66, Iss. 12, 2019, pp. 2057-2061.
16. AbdolahAmirany, "Fully Nonvolatile and Low Power Full Adder Based on Spin Transfer Torque Magnetic Tunnel Junction with Spin-Hall Effect Assistance", IEEE Transactions on Magnetics, Vol. 54, Iss. 12, Oct. 2018.
17. Mitsuo Fukuda, "Feasibility of CascadablePlasmonic Full Adder", IEEE Photonics Journal, Vol. 11, No. 4, Aug. 2019.
18. KawsarHaghshenas, "Fast and Energy Efficient CNFET Adders with CDM and Sensitivity Based Device-Circuit Co-Optimization", IEEE Transactions on Nanotechnology, Vol. 17, Iss. 4, July 2018, pp. 783-794.
19. GnanambikaiPalanisamy, "Area-efficient parallel adder with faithful approximation for image and signal processing applications", IET Image Processing, Vol. 13, Iss. 13, Nov. 2019, pp. 2587 - 2594.
20. RaminRajaei, "Ultra-Low Power, Highly Reliable, and Nonvolatile Hybrid MTJ/CMOS Based Full-Adder for Future VLSI Design", IEEE Transactions on Device and Materials Reliability, Vol. 17, Iss. 1, March 2017, pp. 213 - 220.
21. RaminRajaei, "Nonvolatile Low-Cost Approximate Spintronic Full Adders for Computing in Memory Architectures", IEEE Transactions on Magnetics, Vol. 56, Iss. 4, April 2020.
22. Kishore Sanapala, "Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems", IET Circuits, Devices & Systems, Vol. 13, Iss. 4, July 2019, pp. 465 - 470.
23. Wei Xiao, "Molecular Full Adder Based on DNA Strand Displacement", IEEE Access, Vol. 8, Oct. 2020.
24. Kejie Huang, "A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack Memory", IEEE Transactions on Circuits and Systems, Vol. 62, Iss. 4, April 2015, pp. 1109 - 1116.
25. Hao Zhang, "High performance and energy efficient single precision and double-precision merged floating-point adder on FPGA", IET Computers & Digital Techniques, Vol. 12, Iss. 1, 2018, pp. 20-29.
26. Zhuo-Rui Wang, "Efficient Implementation of Boolean and Full-Adder Functions with 1T1R RRAMs for Beyond Von Neumann In-Memory Computing", IEEE Transactions on Electron Devices, Vol. 65, Iss. 10, Oct. 2018, pp. 4659 - 4666.
27. Zhoufeng Ying, "Electro-Optic Ripple-Carry Adder in Integrated Silicon Photonics for Optical Computing", IEEE Journal of Selected Topics in Quantum Electronics, Vol. 24, Iss. 6, Dec. 2018.

## AUTHORS PROFILE



**N.Soniya, Assistant Professor** received her B.Tech degree from KKR & KSR Institute of Technology and Sciences, Vinjanampadu, Guntur (D.t), Andhra Pradesh and M.Tech from KKR & KSR Institute of Technology and Sciences, Vinjanampadu, Guntur(Dt), Andhra Pradesh. And have 3 years of teaching experience as an Assistant professor in various engineering colleges. Currently working as an Assistant professor in Department of ECE in KKR&KSR Institute of Technology and Sciences, Vinjanampadu, Guntur (Dt), Andhra Pradesh, India. Totally 11 publications are there in various journals. Areas of interests are VLSI, Signal Processing, and wireless communication.



**P.V. Sai Ranjitha, Assistant Professor** received her B.Tech degree from Chebrolu engineering college, Guntur (D.t), Andhra Pradesh and M.Tech from RVR & JC College of engineering, Guntur (Dt), Andhra Pradesh. And have 2 years of teaching experience as an Assistant professor in various engineering colleges. Currently working as an Assistant professor in Department of ECE in Hindu College of Engineering and Technology Amaravathi Road, Guntur (Dt), Andhra Pradesh, India. Totally 01 publications are there in various journals. Areas of interests are VLSI, Signal Processing, and wireless communication.

