eb614ff5-271d-494f-8211-12da78b37a9d beie director@blueeyesintelligence.org 10.35940/ijitee.E8659.0310521 10.1109/TVLSI.2020.2983850Jyotikandpal, "High-speed hybrid-logic full adder using high-performance 10-T EXCL-OR-EXCL-NOR cell", IEEE transactions on very large scale integration (VLSI) systems, vol. 28, Iss.6, 2020, pp. 1413 - 1422.10.1109/TVLSI.2018.2820999HamedNaseri, "Low-Power and Fast Full Adder By Exploring New EXCL-OR and EXCL-NOR Gates", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, Iss. 8, 2018, pp. 1481 - 1493.10.1109/TVLSI.2016.2540071YavarSafaeiMehrabani, "Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.24, Iss. 11, Nov. 2016, pp. 3268 - 3281.10.1109/TVLSI.2014.2357057Partha Bhattacharyya, "Performance Analysis of a Low-Power High-Speed Hybrid 1-Bit Full Adder Circuit", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, Iss. 10, Oct. 2015, pp. 2001 - 2008.10.1109/TCSII.2019.2940558MehediHasan, "Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation", IEEE Transactions on Circuits and Systems, Vol. 67, Iss. 8, Aug. 2020, pp. 1464 - 1468.10.1109/TVLSI.2018.2889833Hareesh-Reddy Basireddy, "Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, Iss. 5, May 2019, pp. 1138 - 1147.10.1109/TVLSI.2018.2859939MasoudPashaeifar, "Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, Iss. 11, Nov. 2018, pp. 2530 - 2541.Mohammad Honarparvar, "A 0.9-V 100-Μw feed forward Adder-Less Inverter-Based Mash ΔΣ Modulator With 91-Db Dynamic Range and 20-Khz Bandwidth", IEEE Transactions on Circuits and Systems, 2018.10.1109/TCSII.2018.2849214Basant Kumar Mohanty, "Efficient Design for Fixed-Width Adder-Tree", Ieee Transactions On Circuits And Systems, Vol. 66, Iss. 2, Feb. 2019, pp. 292 - 296.10.1109/TCSI.2020.2965935David Radakovits, "A Memristive Multiplier Using Semi-Serial IMPLY-Based Adder", IEEE Transactions on Circuits and Systems, Vol. 67, Iss. 5, May 2020, pp. 1495 - 1506.10.1109/TVLSI.2019.2936873ShokatGanjeheizadehRohani, "A Semiparallel Full-Adder in IMPLY Logic", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 28, Iss. 1, Jan. 2020, pp. 297 - 301.10.1109/LED.2018.2874055SunwooHeo, "Ternary full adder using multi-threshold voltage graphene barristers", IEEE Electron Device Letters, Vol. 39, No. 12, December 2018, pp. 1948-1951.10.1109/TCSII.2017.2703942DariushAbedi, "Decimal Full Adders Specially Designed for Quantum-Dot Cellular Automata", IEEE Transactions on Circuits and Systems, Vol. 65, Iss. 1, Jan. 2018, pp. 106-110.10.1049/iet-cds.2018.0020TrailokyaNathSasamal, "Efficient design of coplanar ripple carry adder in QCA",IET Circuits, Devices & Systems, Vol. 12, Iss. 5, Sep. 2018, pp. 594 - 605.10.1109/TCSII.2019.2899938Sally Ahmed, "A Compact Adder and Reprogrammable Logic Gate Using Micro-electromechanical Resonators with Partial Electrodes", IEEE Transactions on Circuits and Systems, Vol. 66, Iss. 12, 2019, pp. 2057-2061.10.1109/TMAG.2018.2869811AbdolahAmirany, "Fully Nonvolatile and Low Power Full Adder Based on Spin Transfer Torque Magnetic Tunnel Junction with Spin-Hall Effect Assistance", IEEE Transactions on Magnetics, Vol. 54, Iss. 12, Oct. 2018.10.1109/JPHOT.2019.2932262Mitsuo Fukuda, "Feasibility of CascadablePlasmonic Full Adder", IEEE Photonics Journal, Vol. 11, No. 4, Aug. 2019.10.1109/TNANO.2018.2834511KawsarHaghshenas, "Fast and Energy Efficient CNFET Adders with CDM and Sensitivity Based Device-Circuit Co-Optimization", IEEE Transactions on Nanotechnology, Vol. 17, Iss. 4, July 2018, pp. 783-794.10.1049/iet-ipr.2019.0580GnanambikaiPalanisamy, "Area-efficient parallel adder with faithful approximation for image and signal processing applications",IET Image Processing, Vol. 13, Iss. 13, Nov. 2019, pp. 2587 - 2594.10.1109/TDMR.2016.2644721RaminRajaei, "Ultra-Low Power, Highly Reliable, and Nonvolatile Hybrid MTJ/CMOS Based Full-Adder for Future VLSI Design", IEEE Transactions on Device and Materials Reliability, Vol. 17, Iss. 1, March 2017, pp. 213 - 220.10.1109/TMAG.2020.2974142RaminRajaei, "Nonvolatile Low-Cost Approximate Spintronic Full Adders for Computing in Memory Architectures", IEEE Transactions on Magnetics, Vol. 56, Iss. 4, April 2020.10.1049/iet-cds.2018.5559Kishore Sanapala, "Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems", IET Circuits, Devices & Systems, Vol. 13, Iss. 4, July 2019, pp. 465 - 470.10.1109/ACCESS.2020.3031221Wei Xiao, "Molecular Full Adder Based on DNA Strand Displacement", IEEE Access, Vol. 8, Oct. 2020.Kejie Huang, "A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack Memory", IEEE Transactions on Circuits and Systems, Vol. 62, Iss. 4, April 2015, pp. 1109 - 1116.10.1049/iet-cdt.2016.0200Hao Zhang, "High performance and energy efficient single precision and double-precision merged floating-point adder on FPGA", IET Computers & Digital Techniques, Vol. 12, Iss. 1, 2018, pp. 20-29.10.1109/TED.2018.2866048Zhuo-Rui Wang, "Efficient Implementation of Boolean and Full-Adder Functions with 1T1R RRAMs for Beyond Von Neumann In-Memory Computing", IEEE Transactions on Electron Devices, Vol. 65, Iss. 10, Oct. 2018, pp. 4659 - 4666.10.1109/JSTQE.2018.2836955Zhoufeng Ying, "Electro-Optic Ripple-Carry Adder in Integrated Silicon Photonics for Optical Computing", IEEE Journal of Selected Topics in Quantum Electronics, Vol. 24, Iss. 6, Dec. 2018.