2522279d-7535-4a4f-9f01-b95235d6f20c beie director@blueeyesintelligence.org 10.35940/ijitee.E8660.0310521 10.1109/TVLSI.2009.2022531Swaroop Ghosh, "Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 18, No. 9, Sept. 2010, pp. 1301-1309.10.1109/TVLSI.2017.2724600Aurangozeb, "Time-Domain Arithmetic Logic Unit with Built-In Interconnect", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, Iss. 10, Oct. 2017, pp. 2828 - 2841.10.1109/TCSII.2018.2873797Shahram Babaie, "Design of an efficient Multilayer Arithmetic Logic Unit in Quantum-dot Cellular Automata (QCA)", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 66, Iss. 6, June 2019, pp. 963 - 967.10.1049/iet-cds.2018.0046Medina-Santiago, "Reconfigurable arithmetic logic unit designed with threshold logic gates", IET Circuits, Devices & Systems, Vol. 13, Iss. 1, 2019, pp. 21-30.10.1109/ACCESS.2019.2963727Prashanth Barla, "A Novel Low Power and Reduced Transistor Count Magnetic Arithmetic Logic Unit Using Hybrid STT-MTJ/CMOS Circuit", IEEE Access, Vol. 8, 2020, pp. 6876-6889.10.1109/TC.2009.62Siavash Bayat-Sarmadi, "Concurrent Error Detection in Finite-Field Arithmetic Operations Using Pipelined and Systolic Architectures", IEEE Transactions on Computers, Vol. 58, No. 11, Nov. 2009, pp. 1553-1567.10.1109/TLA.2010.5688085S. Carrillo, "Design and Implementation of an Arithmetic Processing Unit Based on the Logarithmic Number System", IEEE Latin America Transactions, Vol. 8, No. 6, Dec. 2010, pp. 605-617.10.1109/TASC.2012.2229334Mikhail Dorojevets, "8-Bit Asynchronous Sparse-Tree Superconductor RSFQ Arithmetic-Logic Unit with a Rich Set of Operations", IEEE Transactions on Applied Superconductivity, Vol. 23, No. 3, June 2013.10.1109/TASC.2010.2103918T. Filippov, "8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit", IEEE Transactions on Applied Superconductivity, Vol. 21, No. 3, June 2011, pp. 847-851.10.1109/TCAD.2009.2013998Omid Sarbishei, "A Formal Approach for Debugging Arithmetic Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 28, No. 5, May 2009, pp. 742-754.10.1049/iet-nbt.2014.0056Ankur Sarker, "Design of a DNA-Based Reversible Arithmetic and Logic Unit",IET Nano biotechnology, Vol. 9, Iss. 4, 2015, pp. 226 - 238.10.1109/TC.2008.204Alexandru Fit-Florea, "A Discrete Logarithm Number System for Integer Arithmetic Modulo 2k:Algorithms and Lookup Structures", IEEE Transactions on Computers, Vol. 58, No. 2, Feb. 2009, pp. 163-174.10.1109/TCSI.2015.2388839Botang Shao, "Array-Based Approximate Arithmetic Computing: A General Model and Applications to Multiplier andSquarer Design", IEEE Transactions on Circuits And Systems, Vol. 62, No. 4, April 2015, pp. 1081-1090.10.1109/TASC.2015.2507125Guang-Ming Tang, "4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors", IEEE Transactions on Applied Superconductivity, Vol. 26, Iss. 1, Jan. 2016.10.1109/JLT.2011.2170209Sisir Kumar Garai, "A Novel All-Optical Frequency-Encoded Method to Develop Arithmetic and Logic Unit (ALU) Using Semiconductor Optical Amplifiers", Journal of Light wave Technology, Vol. 29, No. 23, Dec. 2011, pp. 3506-3514.10.1109/TASC.2018.2799994Guang-Ming Tang, "Logic Design of a 16-bit Bit-Slice Arithmetic Logic Unit for 32-/64-bit RSFQ Microprocessors", IEEE Transactions on Applied Superconductivity, Vol. 28, Iss. 4, June 2018.10.1109/TCSI.2008.919757Tung-Chou Chen, "Arithmetic Unit for Finite Field GF (2m)", IEEE Transactions on Circuits and Systems, Vol. 55, No. 3, April 2008, pp. 828-837.10.1049/iet-cds.2014.0103Weng-Geng Ho, "Low power sub-threshold asynchronous quasi-delay-insensitive 32-bit arithmetic and logic unit based on autonomous signal-validity half-buffer", IET Circuits Devices Syst., Vol. 9, Iss. 4, 2015, pp. 309-318.10.1109/TCSII.2007.896937Mauro Olivieri, "Analysis and Implementation of a Novel Leading Zero Anticipation Algorithm for Floating-Point Arithmetic Units", IEEE Transactions on Circuits And Systems, Vol. 54, No. 8, Aug. 2007, pp. 685-689.10.1109/TASC.2019.2904484F. Kirichenko, "ERSFQ 8-bit Parallel Arithmetic Logic Unit", IEEE Transactions on Applied Superconductivity, Vol. 29, Iss. 5, Aug. 2019.10.1109/TCAD.2008.2003280Ajay K. Verma, "Data-Flow Transformations to Maximize the Use of Carry-Save Representation in Arithmetic Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 27, No. 10, Oct. 2008, pp. 1761-1774.10.1109/TNANO.2015.2504841Yuanfan Yang, "Complementary Resistive Switch Based Arithmetic Logic Implementations Using Material Implication", IEEE Transactions on Nanotechnology, Vol. 15, Iss. 1, Jan. 2016, pp. 94-108.10.1049/iet-cds:20060036T. Basu, "Arithmetic logic unit of a computer based on Spin-polarized single electrons", IET Circuits Devices Syst., Vol. 1, Iss. 3, 2007, pp. 194-199.10.1109/TC.2007.1071Kazuo Sakiyama, "Multicore Curve-Based Cryptoprocessor with Reconfigurable Modular Arithmetic Logic Units over GF(2n)", IEEE Transactions on Computers, Vol. 56, No. 9, Sept. 2007, pp. 1269-1282.10.1109/TCAD.2007.906465Salvador Manich, "Minimizing Test Time in Arithmetic Test-Pattern Generators With Constrained Memory Resources", IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 26, No. 11, Nov. 2007, pp. 2046-2058.10.1109/TC.2007.1073Shobha Vasudevan, "Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems", IEEE Transactions on Computers, Vol. 56, No. 10, Oct. 2007, PP. 1401-1414.