150f12a8-5462-4901-bde2-bb8a16fb5f7a beie director@blueeyesintelligence.org 10.35940/ijitee.E9848.0411522 10.1109/4.192043Fang Lu, "A 200-MHz CMOS Pipelined Multiplier-Accumulator Using a Quasi-Domino Dynamic Full- Adder Cell Design", IEEE Journal of Solid-State Circuits, Vol. 28, No. 2, Feb. 1993, pp.123 - 132.10.1109/4.494202Robert Rogenmoser, "An 800-MHz 1-pm CMOS Pipelined 8-b Adder Using True Single-phase Clocked Logic-Flip-Flops", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March. 1996, pp. 401 - 409.10.1109/CJECE.2003.1426068Arash Shoarinejad, "Low-power single-bit full adder cells Cellules d'addition complete 1-bit ' a faible puissance", Vol. 28, No. 1, Jan. 2003.10.1109/TASC.2021.3091963Haolin Cong, "An 8-b Multiplier Using Single-Stage Full Adder Cell in Single-Flux-Quantum Circuit Technology", IEEE Transactions on Applied Superconductivity , Vol. 31, Iss. 6, Sept. 2021.10.1109/TED.2018.2866048Zhuo-Rui Wang, "Efficient Implementation of Boolean and Full-Adder Functions With 1T1R RRAMs for Beyond von Neumann In-Memory Computing", IEEE Transactions on Electron Devices, Vol. 65, Iss.10, Oct. 2018 pp. 4659 - 4666.10.1109/TMAG.2013.2245911Erya Deng, "Low Power Magnetic Full-Adder Based on Spin Transfer Torque MRAM", IEEE Transactions on Magnetics, Vol. 49, No. 9, Sept. 2013, pp. 4982 - 4987.10.1109/TCSII.2019.2899938Sally Ahmed, "A Compact Adder and Reprogrammable Logic Gate Using Micro-electromechanical Resonators with Partial Electrodes", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 66, Iss. 12, Dec. 2019, pp. 2057 - 2061.10.1109/TVLSI.2014.2353058Chang-Joon Park, "Efficient Broadband Current-Mode Adder Quantizer Design for Continuous-Time Sigma-Delta Modulators", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 23, Iss. 9, Sept. 2015, pp. 1920 - 1930.10.1109/TVLSI.2014.2357057Partha Bhattacharyya, "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 23, Iss. 10, Oct. 2015, pp. 2001 - 2008.10.1109/4.509867Kiniio Ueda, "A 64-bit Carry Look Ahead Adder Using Pass Transistor BICMOS Gates", IEEE Journal of Solid-State Circuits, Vol. 31. No. 6, June. 1996, pp. 810 - 818.10.1109/TCSI.2015.2388833Kejie Huang, "A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack Memory", IEEE Transactions On Circuits And Systems-I: Regular Papers, Vol. 62, Iss. 4, April. 2015, pp. 1109 - 1116.10.1109/TCSI.2015.2423751Erya Deng, "Synchronous 8-bit Non-Volatile Full-Adder based on Spin Transfer Torque Magnetic Tunnel Junction", IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 62, No. 7, July. 2015, pp. 1757 - 1765.10.1109/TCSII.2019.2940558Mehedi Hasan, "Design of a Scalable Low-Power 1-bit Hybrid Full Adder for Fast Computation", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 67, Iss. 8, Aug. 2020, pp. 1464 - 1468.10.1109/TMAG.2015.2449554Erya Deng, "High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-Hall assistance", IEEE Transactions on Magnetics, Vol. 51, Iss. 11, Nov. 2015.10.1109/TMAG.2016.2540600Arman Roohi, "A Tunable Majority Gate based Full Adder using Current-Induced Domain Wall Nano magnets", IEEE Transactions on Magnetics, Vol. 52, Iss. 8, Aug. 2016.10.1109/TMAG.2018.2869811Abdolah Amirany, "Fully Nonvolatile and Low Power Full Adder Based on Spin Transfer Torque Magnetic Tunnel Junction with Spin-Hall Effect Assistance", IEEE Transactions on Magnetics, Vol. 54, Iss. 12, Dec. 2018.10.1109/TNANO.2002.804743Yukinori Ono, "Binary Adders of Multigate Single-Electron Transistors: Specific Design Using Pass-Transistor Logic", IEEE Transactions On Nanotechnology, Vol. 1, No. 2, June. 2002, pp. 93 - 99.10.1109/TNANO.2007.915203Walid Ibrahim, "On the Reliability of Majority Gates Full Adders", IEEE Transactions on Nanotechnology, Vol. 7, No. 1, Jan. 2008, pp. 56 - 67.10.1109/TVLSI.2018.2889833Hareesh-Reddy Basireddy, "Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, Iss. 5, May. 2019, pp. 1138 - 1147.10.1109/TCSII.2017.2703942Dariush Abedi, "Decimal Full Adders Specially Designed for Quantum-Dot Cellular Automata", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 65, Iss. 1, Jan. 2018, pp. 106 - 110.10.1109/TVLSI.2018.2820999Hamed Naseri, "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 26, Iss. 8, Aug. 2018, pp. 1481 - 1493.10.1109/TVLSI.2018.2859939Masoud Pashaeifar, "Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 26, Iss. 11, Nov. 2018, pp. 2530 - 2541.10.1109/TNANO.2018.2834511Kawsar Haghshenas, "Fast and Energy Efficient CNFET Adders with CDM and Sensitivity Based Device-Circuit Co-Optimization", IEEE Transactions on Nanotechnology, Vol. 17, Iss. 4, July. 2018, pp. 783 - 794.10.1109/TVLSI.2006.887809Massimo Alioto, "Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison", IEEE Transactions on Very Large-Scale Integration (Vlsi) Systems, Vol. 14, No. 12, Dec. 2006, pp. 1322 - 1335.10.1109/JOE.2014.2346417Timothy K. Stanton, "Interpreting Echo Statistics of Three Distinct Clutter Classes Measured with a mid-frequency Active Sonar: Accounting for Number of Scatterers, Scattering Statistics, and Beam pattern Effects", IEEE Journal of Oceanic Engineering, Vol. 40, No. 3, July. 2015, pp. 657 - 665.10.1109/TVLSI.2009.2038166Mariano Aguirre-Hernandez, "CMOS Full-Adders for Energy-Efficient Arithmetic Applications", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 19, No. 4, April. 2011, pp. 718 - 721.10.1109/TCSII.2019.2899938Sally Ahmed, "A Compact Adder and Reprogrammable Logic Gate Using Micro-electromechanical Resonators with Partial Electrodes", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 66, Iss. 12, Dec. 2019, pp. 2057 - 2061.