b15b6e27-44b7-4aeb-b5dc-5e5a99e5f70a beie director@blueeyesintelligence.org 10.35940/ijitee.E9849.0411522 10.1109/4.173122Behzad Razavi, "Design Techniques for High-speed, High-Resolution Comparators", IEEE Journal of Solid-State Circuits, Vol. 27, No. 12, Dec. 1992, pp. 1916-1926.10.1109/TVLSI.2020.3021680Haoyu Zhuang, "Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 28, Iss. 12, Dec. 2020, pp. 2699 - 2707.10.1109/TCSI.2003.816338Chua-Chin Wang, "High Fan-In Dynamic CMOS Comparators with Low Transistor Count", IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 50, No. 9, Sep. 2003, pp. 1216-1220.10.1109/TCSII.2006.875308Pedro M. Figueiredo, "Kickback Noise Reduction Techniques for CMOS Latched Comparators", IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 53, No. 7, July 2006, pp. 541-545.10.1109/4.90034JIEH-TSORNG WU, "A 100-MHz Pipelined CMOS Comparator", IEEE Journal of Solid-State Circuits, Vol. 23, No. 6. Dec. 1988, pp. 1379-1385.10.1109/TNS.2009.2033920Tao Wang, "Single-Event Transients Effects on Dynamic Comparators in a 90 nm CMOS Triple-Well and Dual-Well Technology", IEEE Transactions on Nuclear Science, Vol. 56, No. 6, Dec. 2009, pp. 3556-3560.10.1109/CJECE.2015.2496903Jesus Ezequiel Molinar Solis, "Low Input Resistance CMOS Current Comparator Based on the FVF for Low-Power Applications", Canadian Journal of Electrical and Computer Engineering, Vol. 39, No. 2, 2016, pp. 127-131.10.1109/TVLSI.2012.2222453Saleh Abdel-Hafeez, "Scalable Digital CMOS Comparator Using a Parallel Prefix Tree", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Volume: 21, Issue: 11, Nov. 2013, pp. 1989 - 1998.10.1109/TCSII.2006.883091Eiji Shirai, "CMOS Multistage Preamplifier Design for High-Speed and High-Resolution Comparators", IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 54, No. 2, Feb. 2007, pp. 166-170.10.1109/TCSII.2021.3073697Yoonjae Choi, "A 0.99-pJ/b 15-Gb/s Counter-Based Adaptive Equalizer Using Single Comparator in 28-nm CMOS", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 68, Iss.10, Oct. 2021, pp. 3189 - 3193.Samaneh Babayan-Mashhadi, "Analysis and Design of a Low-Voltage Low-Power10.1109/TVLSI.2013.2241799Double-Tail Comparator", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 22, Iss. 2, Feb. 2014, pp. 343 - 352.10.1109/JSSC.2002.807409Chung-Hsun Huang, "High-Performance and Power-Efficient CMOS Comparators", IEEE Journal of Solid-State Circuits, Vol. 38, No. 2, Feb. 2003, pp. 254-262.10.1109/JSSC.2006.884330John K. Fiorenza, "Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies", IEEE Journal of Solid-State Circuits, Vol. 41, No. 12, Dec. 2006, pp. 2658-2668.10.1109/TCSII.2019.2935171Jin Zhang, "An 11-bit 100-MS/s Pipelined-SAR ADC Reusing PVT-stabilized Dynamic Comparator in 65 nm CMOS", IEEE Transactions on Circuits and Systems II: Express Briefs, 2019.10.1109/TCSII.2008.2008063Stefania Perri, "Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator", IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 55, No. 12, Dec. 2008, pp. 1239-1243.10.1109/JSSC.2012.2237571Noriaki Maeda, "A 0.41 μA Standby Leakage 32 kb Embedded SRAM with Low-Voltage Resume-Standby Utilizing All Digital Current Comparator in 28 nm HKMG CMOS", IEEE Journal of Solid-State Circuits, Vol. 48, No. 4, April 2013, pp. 917-923.10.1109/JSSC.2013.2279571Lukas Kull, "A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC with Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS", IEEE Journal of Solid-State Circuits, Vol. 48, No. 12, Dec. 2013, pp. 3049-3058.10.1109/JSSC.2020.3021279Somnath Kundu, "A Self-Calibrated 2-bit Time-Period Comparator-Based Synthesized Fractional-N MDLL in 22-nm FinFET CMOS", IEEE Journal of Solid-State Circuits, Vol. 56, Iss. 1, Jan. 2021, pp. 43 - 54.10.1109/LSSC.2020.3005790A. Serdar Yonar, "An In-Comparator Aperture -Time Equalization in a 7nm FinFET CMOS 40Gb/s Receiver", IEEE Solid-State Circuits Letters, Vol. 3, June 2020, pp. 94 - 97.10.1109/LSSC.2020.3009437Subhash Chevella, "A Low Power 1V Supply Dynamic Comparator", IEEE Solid-State Circuits Letters, Vol. 3, July 2020, pp. 154 - 157.10.1109/TCSII.2012.2198977Hyouk-Kyu Cha, "A CMOS Rectifier with a Cross-Coupled Latched Comparator for Wireless Power Transfer in Biomedical Applications", IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 59, No. 7, July 2012, pp. 409-413.10.1109/TVLSI.2014.2304733Kentaro Yoshioka, "An 8 bit 0.3-0.8 V 0.2-40 MS/s 2-bit/Step SAR ADC with Successively Activated Threshold Configuring Comparators in 40 nm CMOS", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Volume: 23, Issue: 2, Feb. 2015, pp. 356 - 368.10.1109/TNS.2004.839161E. Mikkola, "SET Tolerant CMOS Comparator", IEEE Transactions on Nuclear Science, Vol. 51, No. 6, Dec. 2004, pp. 3609-3614.10.1109/TCSII.2014.2350354Byung-Do Yang, "250-mV Supply Subthreshold CMOS Voltage Reference Using a Low-Voltage Comparator and a Charge-Pump Circuit", IEEE Transactions On Circuits And Systems-II: Express Briefs, Vol. 61, No. 11, Nov. 2014, pp. 850-854.10.1109/TBCAS.2012.2198649Hyung-Min Lee, "A High Frequency Active Voltage Doubler in Standard CMOS Using Offset-Controlled Comparators for Inductive Power Transmission", IEEE Transactions on Biomedical Circuits and Systems, Vol. 7, Iss. 3, June 2013, pp. 213 - 224.10.1109/TCSII.2018.2869826Darya Mohtashemi, "A Low-Power 8-GS/s Comparator for High-Speed Analog-to-Digital Conversion in 0.13_m CMOS Technology", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 66, Iss. 4, April 2019, pp. 557 - 561.10.1109/TCSI.2003.811025Yu-Cherng Hung, "1-V CMOS Comparator for Programmable Analog Rank-Order Extractor", IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 50, No. 5, May 2003, pp. 673-677.