e4986193-10c9-4729-8135-19d7bc4d3bfb beie director@blueeyesintelligence.org 10.35940/ijitee.E9850.0411522 10.1109/TVLSI.2017.2750207Giuseppe Scotti, "Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, Iss. 12, Dec. 2017, pp. 3509 - 3520.10.1109/JSSC.2005.845994Yongsam Moon, "A Divide-by-16.5 Circuit for 10-Gb Ethernet Transceiver in 0.13µm CMOS", IEEE Journal of Solid-State Circuits, Vol. 40, No. 5, May 2005, pp. 1175-1179.10.1109/4.90071M. Afghahi, "Double Edge-Triggered D-Flip-Flops for High-speed CMOS Circuits", IEEE Journal of Solid-State Circuits, Vol. 26, No. 8, Aug.1991, pp. 1168-1170.10.1109/4.340421Masataka Matsui, "A 200 MHz 13 mm2 2-D DCT Macrocell Using Sense Amplifying Pipeline Flip-Flop Scheme", IEEE Journal of Solid-State Circuits, Vol. 29, No. 12. Dec. 1994, pp. 1482-1490.10.1109/JSSC.2016.2625341Sang-Geun Bae, "3-Gb/s High-Speed True Random Number Generator Using Common-Mode Operating Comparator and Sampling Uncertainty of D Flip-Flop", IEEE Journal of Solid-State Circuits, Vol. 52, Iss. 2, Feb. 2017, pp. 605 - 610.10.1109/4.720406Ching-Yuan Yang, "New Dynamic Flip-Flops for High-Speed Dual-Modulus Prescaler", IEEE Journal of Solid-State Circuits, Vol. 33, No. 10, Oct. 1998, pp. 1568-1571.10.1109/4.482195Jan Craninckx, "A 1 .8-GHz CMOS Low-Phase-Noise Voltage-Controlled Oscillator with Prescaler", IEEE Journal of Solid-State Circuits, Vol. 30, No. 12, Dec. 1995, pp. 1474-1482.10.1109/4.509860Byungsoo Chang, "A 1.2 GHz CMOS Dual-Modulus Prescaler Using New Dynamic D-Type Flip-Flops", IEEE Journal of Solid-State Circuits, Vol. 31, No. 5, May 1996, pp. 749-752.10.1109/TCSI.2002.800837Pradeep Varma, "A MOS Approach to CMOS DET Flip-Flop Design", IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 49, No. 7, July 2002, pp. 1013-1016.10.1109/TCSI.2013.2295026Djaafar Chabi, "Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms", IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 61, No. 6, June 2014, pp. 1755-1765.10.1109/TNS.2009.2031972David L. Hansen, "Clock, Flip-Flop, and Combinatorial Logic Contributions to the SEU Cross Section in 90 nm ASIC Technology", IEEE Transactions on Nuclear Science, Vol. 56, No. 6, Dec. 2009, pp. 3542-3550.10.1109/15.350243R. E. Wallace, "Fast-Transient Susceptibility of a D-Type Flip-Flop", IEEE Transactions on Electromagnetic Compatability. Vol. 31, No. 1, Feb. 1995, pp. 75-80.10.1109/TNS.2010.2073486Slawosz Uznanski, "Monte-Carlo Based Charge Sharing Investigations on a Bulk 65 nm RHBD Flip-Flop", IEEE Transactions on Nuclear Science, Vol. 57, No. 6, Dec. 2010, pp. 3267-3272.10.1109/TNS.2010.2081687Balaji Narasimham, "Contribution of Control Logic Upsets and Multi-Node Charge Collection to Flip-Flop SEU Cross-Section in 40-nm CMOS", IEEE Transactions on Nuclear Science, Vol. 57, No. 6, Dec. 2010, pp. 3176-3182.10.1109/TCSI.2021.3122340Parth Parekh, "Improved Metastability of True Single-Phase Clock D-FlipflopsWith Applications in Vernier Time-to-Digital Converters", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 69, Iss. 3, Mar. 2022, pp. 1102-1114.10.1109/TNS.2011.2170201S. Jagannathan, "Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology", IEEE Transactions on Nuclear Science, Vol. 58, No. 6, Dec. 2011, pp. 3033-3037.10.1109/TNS.2013.2273437K. Lilja, "Single-Event Performance and Layout Optimization of Flip-Flops in a 28-nm Bulk Technology", IEEE Transactions on Nuclear Science, Vol. 60, No. 4, Aug. 2013, pp. 2782-2788.10.1109/TNS.2016.2636338Leqing Zhang, "Single Event Upset Sensitivity of D-FlipFlop : Comparision of PDSOI with Bulk Si at 130nm Technology Node", IEEE Transactions on Nuclear Science, Vol. 64, Iss. 1, Jan. 2017, pp. 683 - 688.R. M. Chen, "Impact of Temporal Masking of Flip-Flop Upsets on Soft Error Rates of Sequential Circuits", IEEE Transactions on Nuclear Science, Vol. 64, Iss. 8, Aug. 2017, pp. 2098 - 2106.10.1109/JSSC.2002.807406Tsuneaki Fuse, "A 0.5-V Power-Supply Scheme for Low-Power System LSIs Using Multi-Vth SOI CMOS Technology", IEEE Journal of Solid-State Circuits, Vol. 38, No. 2, Feb. 2003, pp. 303-311.10.1109/TVLSI.2012.2227850Ajay N. Bhoj, "Design of Logic Gates and Flip-Flops in High-performance FinFET Technology", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, Iss. 11, Nov. 2013, pp. 1975 - 1988.10.1109/TCSII.2016.2531098Mahendra Sakare, "Bandwidth enhancement of flip-flops using feedback for high-speed integrated circuits", IEEE Transactions on Circuits and Systems - Part II: Express Briefs, Vol. 63, Iss. 8, Aug. 2016, pp. 768 - 772.10.1109/TMAG.2016.2542790Hao Cai, "Low Power Magnetic Flip-flop Optimization with FDSOI Technology Boost", IEEE Transactions on Magnetics, Vol. 52, Iss. 8, Aug. 2016.10.1109/TNANO.2015.2438017Hao Cai, "Multiplexing Sense Amplifier Based Magnetic Flip-Flop in 28nm FDSOI Technology", IEEE Transactions on Nanotechnology, 2015.