8cee6455-b775-476a-876f-7669b982888d beie director@blueeyesintelligence.org 10.35940/ijitee.D9464.0312423 10.1021/nl071804gS. Salahuddin and S. Datta, "Use of Negative Capacitance to provide voltage amplification for low power nanoscale devices," Nano Letters 8, no-2, pp. 405-410, 2008. [CrossRef]10.1063/1.3634052Böscke, T. S., Müller, J., Bräuhaus, D., Schröder, U., & Böttger, U. "Ferroelectricity in hafnium oxide thin films". Applied Physics Letters, 99(10), 102903, 2011. [CrossRef]Kittl, J. A., J-P. Locquet, M. Houssa, and V. V. Afanasiev. "A critical analysis of models and experimental evidence of negative capacitance stabilization in a ferroelectric by capacitance matching to an adjacent dielectric layer." arXiv preprint ar Xiv: 2003.00424, 2020.10.1109/TED.2010.2062188Jimenez, D., Miranda, E., & Godoy, A. "An analytic model for the surface potential and drain current in negative capacitance field-effect transistors" IEEE Transactions on Electron Devices, 57(10), 2405-2409, 2010. [CrossRef]10.1038/nnano.2010.15Colinge, Jean-Pierre, Chi-Woo Lee, Aryan Afzalian, Nima Dehdashti Akhavan, Ran Yan, Isabelle Ferain, Pedram Razavi et al. "Nanowire transistors without junctions." Nature nanotechnology 5, no. 3: 225-229, 2010. [CrossRef]10.1007/978-3-642-15868-1_10Colinge, J. P., C. W. Lee, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, A. Kranti, and R. Yu. "Junctionless transistors: physics and properties." In Semiconductor-On-Insulator Materials for Nanoelectronics Applications, pp. 187-200. Springer, Berlin, Heidelberg, 2011. [CrossRef]10.1109/JEDS.2015.2441736Liu, T. Y., Pan, F. M., & Sheu, J. T. "Characteristics of gate-all-around junctionless polysilicon nanowire transistors with twin 20-nm gates" IEEE Journal of the Electron Devices Society, 3(5), 405-409, 2015. [CrossRef]10.1007/s12633-021-01181-6Rai, Manish Kumar, Abhinav Gupta, and Sanjeev Rai. "Comparative Analysis & Study of Various Leakage Reduction Techniques for Short Channel Devices in Junctionless Transistors: A Review and Perspective." Silicon : pp. 1-23, 2021. [CrossRef]10.21203/rs.3.rs-731654/v1Mendiratta, Namrata, and Suman Lata Tripathi. "18nm n-channel and p-channel Doping less asymmetrical Junctionless DG-MOSFET: low power CMOS based digital and memory applications." Silicon (2021): 1-12. [CrossRef]10.1109/TED.2018.2881099Cheng, C. H., Fan, C. C., Tu, C. Y., Hsu, H. H., & Chang, C. Y. "Implementation of dopant-free hafnium oxide negative capacitance field-effect transistor". IEEE Transactions on Electron Devices, 66(1), 825-828, 2018. [CrossRef]10.1109/TED.2018.2832843Mehta, Hema, and Harsupreet Kaur. "Impact of Gaussian doping profile and negative capacitance effect on double-gate junctionless transistors (DGJLTs)." IEEE Transactions on Electron Devices 65, no. 7: 2699-2706, 2018. [CrossRef]10.1109/TED.2016.2514783Lin, C. I., Khan, A. I., Salahuddin, S., & Hu, C. "Effects of the variation of ferroelectric properties on negative capacitance FET characteristics". IEEE transactions on electron devices, 63(5), 2197-2199, 2016. [CrossRef]10.1039/C8NR02752HHoffmann, Michael, Milan Pešić, Stefan Slesazeck, Uwe Schroeder, and Thomas Mikolajick. "On the stabilization of ferroelectric negative capacitance in nanoscale devices." Nanoscale 10, no. 23: 10891-10899, 2018. [CrossRef]10.1088/1361-6641/ab5775Choi, Y., Hong, Y., & Shin, C. "Device design guideline for junctionless gate-all-around Nanowire negative-capacitance FET with HfO2-based ferroelectric gate stack". Semiconductor Science and Technology, 35(1), 015011, 2019. [CrossRef]10.1109/TED.2018.2813059Gaidhane, A. D., Pahwa, G., Verma, A., & Chauhan, Y. S. "Compact modeling of drain current, charges, and capacitances in long-channel gate-all-around negative capacitance MFIS transistor". IEEE Transactions on Electron Devices, 65(5), 2024-2032, 2018. [CrossRef]Si, Peng, Kai Zhang, Tianyu Yu, Zhifeng Zhao, and Wei feng Lyu. "Analog/RF Performance Analysis of Nanometer Negative Capacitance FDSOI Transistors" Informac ije MIDEM 50, no. 1: 47, 2020.10.1016/j.mejo.2017.04.009Rai, S. "Reliability analysis of Junction-less Double Gate (JLDG) MOSFET for analog/RF circuits for high linearity applications". Microelectronics Journal, 64, 60-68, 2017. [CrossRef]10.1109/LED.2011.2118734Choi, S. J., Moon, D. I., Kim, S., Ahn, J. H., Lee, J. S., Kim, J. Y., & Choi, Y. K. "Non-volatile memory by all-around-gate junctionless transistor composed of silicon nanowire on a bulk substrate". IEEE Electron Device Letters, 32(5), 602-604, 2011. [CrossRef]10.1016/j.mejo.2015.07.009Roy, Nirmal Ch, Abhinav Gupta, and Sanjeev Rai. "Analytical surface potential modeling and simulation of the junction-less double gate (JLDG) MOSFET for ultra-low-power analog/RF circuits." Microelectronics Journal 46, no. 10: 916-922, 2015. [CrossRef]10.1016/j.mejo.2020.104731Srivastava, Nilesh Anand, Anjali Priya, and Ram Awadh Mishra. "Analog and radio-frequency performance of nanoscale SOI MOSFET for RFIC based communication systems." Microelectronics Journal 98: 104731, 2020. [CrossRef]10.1007/s12633-021-01520-7Gupta, A., Rai, M.K., Pandey, A.K., Pandey, D. and Rai, S. "A Novel Approach to Investigate Analog and Digital Circuit Applications of Silicon Junctionless-Double-Gate (JL-DG) MOSFETs". Silicon, 14(13), pp.7577-7584, 2022. [CrossRef]10.1149/2.0201912jssSrivastava, Nilesh Anand, and Ram Awadh Mishra. "Linearity distortion assessment and small-signal behavior of nano-scaled SOI MOSFET for terahertz applications." ECS Journal of Solid State Science and Technology 8, no. 12, 2019. [CrossRef]10.1007/978-981-16-2761-3_55Srivastava, Nilesh Anand, Anjali Priya, and Ram Awadh Mishra. "Performance Analysis of Gate-Stack Nanoscaled Recessed-S/D SOI-MOSFET for Analog Applications." In Recent Trends in Electronics and Communication, pp. 613-624. Springer, Singapore, 2022. [CrossRef]