0d27ac47-ab97-4103-aa77-134355bb720e beie director@blueeyesintelligence.org 10.35940/ijitee.G9609.0612723 10.1109/AHS.2006.25B. Ahmad, "Dynamically Reconfigurable Network on chip for Reconfigurable MPSoC", IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005. [CrossRef]10.1109/NOCS.2008.4492725Mikkel B. Stensgaard and Jens Sparsø, "ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology", Second ACM/IEEE International Symposium on Networks-on-Chip, 2008. [CrossRef]10.1109/TVLSI.2008.2012010Andresmejia, Amuriziopalesi, Jos E Fich, Shashikumar"Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NETWORK ON CHIPs" IEEE Transactions on Very Large Scale Integration (VLSI) Systems , Volume: 17, Issue: 3, March 2009. [CrossRef]10.1109/TC.2012.241Gwangsun Kim, Lee, M.M.-J. , Kim, J., Lee, J.W., Abts, D., Marty, M." Low-Overhead Network-on-Chip Support for Location-Oblivious Task Placement" Computers, IEEE Transactions on Volume: 63 , Issue: 6, 2014 [CrossRef]10.1109/TR.2016.2606883TaimourWehbe; Xiaofang Wang Secure and Dependable NOC-Connected Systems on an FPGA Chip IEEE Transactions on Reliability Year: 2016, Volume: 65, Issue: 4 Pages: 1852 - 1863, IEEE Journals & Magazines [CrossRef]10.1109/TVLSI.2015.2397005Mohamed S. Abdelfattah; Vaughn Betz"Power Analysis of Embedded NOCs on FPGAs and Comparison With Custom Buses"IEEE Transactions on Very Large Scale Integration (VLSI) SystemsYear: 2016, Volume: 24, Issue: 1Pages: 165 - 177, IEEE Journals & Magazines [CrossRef]10.1109/TVLSI.2017.2673808PrabalBasu; Rajesh JayashankaraShridevi; KoushikChakraborty; Sanghamitra Roy "IcoNetwork on chiplast: Tackling Voltage Noise in the Network on chip Power Supply Through Flow-Control and Routing Algorithms"IEEE Transactions on Very Large Scale Integration (VLSI) Systems,Year: 2017, Volume: 25, [CrossRef]JunshiWang ,MasoumehEbrahimi, Letian Huang , XuanXie, Qiang Li , Guangjun Li, and Axel Jantsch "Efficient Design-for-Test Approach for Networks-on-Chip"IEEE Transactions On Computers, Vol. 68, No. 2, February 2019Shilpa K Gowda1 and Dr. Rekha K.R." Performance Analysis of Hexagonal Node Design For Packet-Switched NoC on FPGA"International Journal of Applied Engineering Research 12(13):4004-4008 January 201710.21474/IJAR01/7003Shilpa K Gowda, Rekha K R and Nataraj K R. "Desıgn And Implementatıon of Novel NOC Archıtecture On FPGA."International Journal of Advanced Research (IJAR)2018.10.1109/TVLSI.2017.2750171Weng-Geng Ho;Kwen-Siong Chong;Kyaw Zwa Lwin Ne;Bah-Hwee Gwee;Joseph S. Chang "Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design" IEEE Transactions on Very Large Scale Integration (VLSI) SystemsYear: 2018 | Volume: 26, Issue: 1 | Journal Article | Publisher: IEEE Cited by: Papers (1) [CrossRef]10.1109/HPCA51647.2021.00066Hao Zheng; Ke Wang; Ahmed Louri "Adapt-NoC: A Flexible Network-on-Chip Design for Heterogeneous Manycore Architectures" IEEE International Symposium on High-Performance Computer Architecture (HPCA) IEEE Xplore: 22 April 2021 [CrossRef]AmitBhanwala,Mayank Kumar ,YogenderaKumar "FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)"International Conference on Computing, Communication and Automation (ICCCA2015) ISBN:978-1-4799-8890-7/15/$31.00 ©2015 IEEE 132010.1109/TVLSI.2010.2068064D. Matos, C. Concatto, M. Kreutz, F. Kastensmidt, L. Carro and A. Susin, "Reconfigurable routers for low power and high performance," IEEE Transaction on Very Large Scale Integration (VLSI) System, vol. 19, no. 11, pp. 2045-2057, Nov. 2011. [CrossRef]