

Current Follower Trans Conductance Amplifierscurrent-Mode Multiplier Circuit

Abdolhamid Sohrabi, AzimRezaei Motlagh, Majid Tavakoli, Amir Rezaei Motlagh

Abstract— Multiplier-divider circuits is using in digital signal processing base on neural networks and communications (amplifiers with variable gain, modulators, detectors and,...).In this paper, the design of a simple analog current mode multiplier/divider circuit using only two current followertrans conductance amplifiers (CFTAs) is presented. With the selection of the applied input currents, the proposed circuit can perform four-quadrant current multiplication, division and current-controlled current amplification, all from the same circuit configuration. The circuit is also insensitive to ambient temperature variations. Additionally, the CFTA non-ideality effects and the non-ideal gain and parasitic component effects onthe proposed circuit are studied. The performances of therealized circuit are examined by PSPICE simulations.

Index terms— Analog signal processing, CFTA, multiplier, reconfigurable circuits.

I. INTRODUCTION

Analog multipliers and dividers are pivotal cells in widerange of analog VLSI signal and information processingapplications [1]. They have been found ubiquitously in manyapplications, such as conventional RMS-to-DC converters,A/D-D/A converters, peak detectors, modulators, phasedetectors and synthesizers, and to more recent ones, such asartificial neural networks and fuzzy logic controllers [2]-[4]. Recently, a relatively reported active building block, the so calledcurrent follower trans conductance amplifier (CFTA) wasintroduced [5]. The CFTA device is a combination of a currentfollower and a trans conductance amplifier, providing electronic tuning ability through its trans conductance gain (gm).Therefore, the CFTA is quite suitable for the synthesis of current-mode circuits. Moreover, the use of the CFTA as anactive element provides the circuits with lesser number of passive elements than its counterparts, thereby leading to compact structures in some applications [6]. Although several implementations based on CFT As have been proposed in technical literature [5]-[11], there is not much reported in theliterature on the use of CFT As for realizing analog currentmultiplier/divider circuit.

It is the major goal of this paper to present a simple currentmodeanalog multiplier/divider circuit using only two CFTAswithout any external passive element requirement.

The proposed circuit presented here can perform four-quadrant multiplication and division all from the same configuration with the selection of the applied current signals. Moreover, the circuit can also perform a current-controlled current amplifier, which its transfer gain can be adjusted electronically by the external bias currents. The circuit is ideally insensitive to temperature variations. The effects of the CFTA non-idealities on the performance of the proposed circuit are investigatedindetail. The PSPICE simulation results for the proposed circuit are included to demonstrate the performance.

II. THEORETICAL ANALYSIS

A. CFTA

An electrical symbol of the CFTA is shown in Fig. 1 ,where is an input terminal and z and x are output terminals. The terminal relation of this device can be expressed by the following equations [5] :

$$v_f = 0 \quad i_z = i_f \quad \text{and} \quad i_x = g_m v_z = g_m Z_z i_z \quad (1)$$

where gm is the trans conductance gain of the CFTA, and Z_z is an impedance connected at the terminal z. From equation (1),the current through the terminal z (i_z) follows the input currentthrough the terminal f (i_f), and flows from the terminal z into anoutside impedance Z_z . The voltage drop at the terminal z is transferred to a current at the terminal x (i_x) by atrans conductance gain (g_m), which is usually controlled byelectronic means.




Figure 1. Electrical symbol of the CFTA.

The possible technique to realize the CFTA using bipolar transistor technology is shown in Fig.2 [7], [9]. It mainly comprises a current follower circuit formed by transistors Q_1 - Q_6 and DC bias current I_B " and a multiple-outputtrans conductance amplifier Q_7 - Q_{29} . In this case, the trans conductance gain gm of the CFTA is directly proportionalto the external bias current I_Q , which can be written by :

Manuscript Received November, 2013.

Abdolhamid Sohrabi, Department of Electronics Islamic Azad University Branch Bushehr, Boushehr, Iran. E-mail: hamid.sohrabi844@gmail.com

AzimRezaei Motlagh, Department of Electronics Islamic Azad University Branch Bushehr, Boushehr, Iran.

Majid Tavakoli, Department of Electronics Islamic Azad University Branch Bushehr, Boushehr, Iran. E-mail: tavakoli63@gmail.com

Amir Rezaei Motlagh, Department of Electronics Islamic Azad University Branch Bushehr, Boushehr, Iran. E-mail: amirrezaei82@yahoo.com

$$g_m = \frac{I_Q}{2V_T} \quad (2)$$




Figure 2. Possible bipolar implementation of the CFTA.

III. PROPOSED CURRENT MULTIPLIER/DIVIDER

Illustrated in Fig.3 is the proposed analog current multiplier/divider circuit, which consists of only two CFTAs. Since the circuit does not require any external passive components, it is very suitable for the monolithic implementation. Routine circuit analysis using the CFTA properties described in equation (1) yields the output current to be as follows.

$$i_{out} = \frac{i_1(t)i_2(t)}{i_3(t)} \quad (3)$$




Figure 3. Proposed current multiplier/divider circuit.

Equation (3) clearly shows that, by properly selecting the applied input currents, the proposed circuit can perform both four-quadrant multiplication and division of two current signals. To function a signal multiplier, the input signal currents are $i_1(t)$ and $i_2(t)$, while $i_3(t) = 0$. In case of a signal divider, the input signals are $i_1(t)$ (or $i_2(t)$) and $i_3(t)$. In addition, if $i_1(t)$ is chosen as an input signal current (i_{in}) and $i_2(t) = i_3(t) = 0$, then the proposed circuit can work as a current-controlled current amplifier that its gain can be controlled electronically by the ratio of (I_{O1}/I_{O2}) . It should also be noted from equation (3) that the proposed circuit is temperature insensitive, since there is no temperature-dependent term.

IV. NON-IDEALITY EFFECTS

Considering the parasitic elements and transfer errors, the simplified equivalent circuit represented the behavior of the non-ideal CFTA can be illustrated in Fig.4. These result from the series input resistance R_f at terminal f, and the shunt output impedances ($R_x || C_x$ and $R_z || C_z$) at terminals z and x, respectively. More specifically, β and α are the parasitic current gain between the f to z, n to z, and transconductance inaccuracy factor between the z to x terminals of the CFTA, respectively. Therefore, by taking into account the non-ideal CFTA characteristics, the modified current transfer function for the proposed circuit of Fig.3 can be rewritten as:

$$i_{out} = \left(\frac{\alpha_1 \beta_1}{\alpha_2 \beta_2} \right) \frac{\frac{i_1 i_2}{i_3}}{\left(1 + \frac{s}{\omega_1} \right) \left(1 + \frac{s}{\omega_2} \right)} \quad (4)$$

Where $\omega_1 = \left[\frac{\alpha_2 \beta_2 i_3}{2V_T (C_{z1} + C_{z2})} \right]$ (5)

$$\omega_2 = \left[\frac{1}{R_L C_{x1}} \right] \quad (6)$$

and R_L is the load resistor. It is apparent from equation (4) that undesirable factors are yielded by the non-idealities of the CFTA. The tracking errors do affect the current transfer gain with the factor $\left(\frac{\alpha_1 \beta_1}{\alpha_2 \beta_2} \right)$. However, to eliminate these effects, a careful circuit realization of the CFTA that provides $\alpha_i = \beta_i \cong 1$ should be strictly considered. Note also from equations (5) and (6) that the useful frequency range (ω) of the proposed circuit is limited by the poles ω_1 and ω_2 . Therefore, the proper operation will be valid for frequencies lower than approximately $\frac{\omega_1}{10}$ and $\omega_2/10$, or we can say that [12]:

$$\omega \ll 0.1 \{ \omega_1, \omega_2 \} \quad (7)$$




Figure 4. Simplified equivalent circuit of the non-ideal eFTA.

V. SIMULATION RESULTS

To confirm the theoretical analysis, the proposed current multiplier/divider circuit of Fig.3 is simulated in PSPICE program. To perform the CFTA active element in simulations, it was achieved by the schematic bipolar configuration given in Fig.2 with the transistor model parameters of PR100N (PNP) and NP100N (NPN) of the bipolar arrays ALA400 from AT&T [13,14]. The supply voltage are $\pm V = \pm 3V$, and the bias currents are $I_B = 50 \mu A$.




Figure 5, Output current waveform obtained from the multiplier of Fig.3 for 100 kHz modulating sinusoid and 1 MHz carrier inputs.

proposed circuit when operating as a multiplier. In this case, two sinusoidal signals were set to be: $i_1(t) = 100 \sin 2\pi(10e6)t \mu A$, $i_2(t) = 100 \sin 2\pi(10e5)t \mu A$, and $i_3(t) = 0 \mu A$, whereas the bias currents were chosen as: $I_{O1} = I_{O2} = 100 \mu A$. To verify the divider operation, the input signal currents $i_1(t)$ and $i_2(t)$ were kept constant at $50 \mu A$, and $i_3(t)$ was a 100-kHz triangular periodic waveform with a peak value of $50 \mu A$.



The simulation results are shown in Fig.6. From these simulations, an accuracy of less than 2% in output waveforms was observed. Fig.7 depicts output current waveforms obtained from the proposed circuit of Fig.3 when working as a current-controlled current amplifier. The simulation results are obtained for three different values of I_{O1} , while $I_{O2} = 100 \mu\text{A}$, $i_1(t) = i_{in}(t) = 50 \sin 2\pi(10^5)t \mu\text{A}$, and $i_2(t) = i_3(t) = 0$




Figure 6. Output current waveform obtained from the divider of Fig.3 for 100 kHz triangular input.




Figure 7, Output current waveforms obtained from Fig.3 for different values of I_{O1} .

Under the conditions of $i_2(t) = i_3(t) = 50 \mu\text{A}$ and $I_{O1} = I_{O2} = 100 \mu\text{A}$, the change in the total harmonic distortion (THD) versus input current signal $i_1(t)$ at operating frequencies $f = 100 \text{ kHz}$ is given in Fig.8. The obtained results show that the THD of the circuit increases rapidly if an input current signal is increased beyond the 100 μA level. However, for input signal amplitudes lower than 50 μA , the THD remains in acceptable limits of the order of $\text{THD} = 4\%$. To display the temperature performance of the proposed circuit, the simulation result is shown in Fig.9 where the relative sensitivity of i_{out} with respect to temperature is approximately equal to $13 \times 10^{-9} \text{ A/C}$. It is clearly seen that the circuit exhibits excellent temperature insensitivity over a wide range of temperatures.




Figure 8. Variation of THD against input current amplitude.




Figure 9. Variation of the output current i_{out} against temperature.

VI. CONCLUSION

Simple topology for realizing current-mode analog multiplier/divider circuit has been presented. The proposed circuit employs only two CFTAs without needing external passive elements. The circuit can be used for performing the multiplication, division and amplification without changing its topology. The proposed circuit is simple and canonical in structure, temperature-insensitive, and suitable for fully monolithic integration. The effects of CFTA non-idealities are discussed, and simulation results are provided.

REFERENCES

1. C. Popa, *Synthesis of Computational Structures for Analog Signal Processing*, New York, USA: Springer-Verlag, 2011.
2. C. Popa, *Superior-Order Curvature-Correction Techniques for Voltage References*, New York, USA: Springer-Verlag, 2009.
3. C. Popa, "Computational circuits using bulk-driven MOS devices," in *Proc. IEEE EUROCON Conf.*, May 2009, pp. 246–251.
4. C. Popa, "Logarithmic curvature-corrected weak inversion CMOS voltage reference with improved performances," presented at the 11th Int. Workshop on Thermal Investigations on ICs and Systems, Lake Maggiore, Italy, 2005.
5. C. Popa, "High accuracy CMOS multifunctional structure for analog signal processing," in *Proc. Int. Semicond. Conf.*, 2009, pp. 427–430.
6. C. Popa, "CMOS multifunctional computational structure with improved performances," in *Proc. 33th Ed. Annu. Semicond. Conf.*, vol. 2, 2010, pp. 471–474.
7. C. Popa, "Multiplier circuit with improved linearity using FG MOS transistors," in *Proc. Int. Symp. ELMAR 2009*, pp. 159–162.
8. C. Sawigun and J. Mahattanakul, "A 1.5V, wide-input range, high bandwidth CMOS four-quadrant analog multiplier," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2008, pp. 2318–2321.
9. C. Popa, "Programmable CMOS active resistor using computational circuits," in *Proc. Int. Semicond. Conf.*, Oct. 2008, pp. 389–392.
10. C. Popa, "Improved linearity CMOS active resistor based on the mirroring of the ohm law," in *Proc. IEEE 17th Int. Conf. Electron., Circuits, Syst.*, Dec. 2010, pp. 450–453.
11. A. Naderi, H. Mojarad, H. Ghasemzadeh, A. Khoei, and K. Hadidi, "Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed," in *Proc. IEEE EUROCON Conf.*, May 2009, pp. 282–287.
12. A. Naderi, A. Khoei, and K. Hadidi, "High speed, low power four quadrant CMOS current-mode multiplier," in *Proc. IEEE Int. Conf. Electron., Circuits Syst.*, Dec. 2007, pp. 1308–1311.
13. A. M. Manolescu and C. Popa, "A 2.5GHz CMOS mixer with improved linearity," *J. Circuits, Syst. Comput.*, vol. 20, no. 2, pp. 233–242, 2010.
14. C. Sawigun and W. A. Serdijn, "Ultra-low-power, class-AB, CMOS four quadrant current multiplier," *Electron. Lett.*, vol. 45, no. 10, pp. 483–484, May 2009.