Implementation of Low density Parity Check system using Probabilistic Gradient Descent Bit Flipping Decoder

Venkateswara Rao Varri, N. Arun Vignesh, Asisa Kumar Panigrahy, C H Usha Kumari

Abstract—This paper represents the concept of hard decision decoder in which PGDBF is suitable decoder for the basic model of hard-choice decoder as long as low-density parity check code (LDPC) which is increase the error correction. This design introduced dynamic architecture which reduce the capability of random disarrangement of the PGDBF. The design is working on the Short Random Sequence (SRS) that is replica cover on the PGDBF decoding guidelines. In each iteration flipping number of bits these are focusing on improvement in performance and decoding delay. The best SRS is essential to manage the well-known decoding achievement of PGDBF, we introduced two kind of access with same hardware categories, but various LDPC codes are perform different behaviors. In this design we are modifying small hardware decoding unit for obtaining a good decoding explanation for present and further purpose.

Keywords— Gradient-Descent bit flipping, low-density parity-checker, Irregular generator.

I. INTRODUCTION

In the recent years low density parity check performed crucial role in increasing the performance in decoding. The main focus is to improve the error correction or minimise the hardware in decoder. [1] implemented soft-decision iteration decoding with various algorithms which offers better error performance in refer to theoretical coding , but calculation rate is very high. Other way of hard-decision decoders are less-complexity solution. Compared to soft decision iteration decoders hard decision decoders are considered to be performance less with low complexity. One of the decoders such as bit-flipping or A Posterior probability (APP) uses the notes of tenner chart for internal and external data exchange [2], [3].

One of the key algorithms bit flipping reduces the hardware resources without compromising the performance with respect to the other algorithms. Keeping the complexity of the hard ware less number of decoders have introduced. Those are weighted bit flipping, gradient descent bit flipping (GDBF). Comparatively all decoders uses the same theory of passing single bit of data between variable node (EN) and check node (DN). Each bit-flipping consist of an energy function or inversion function which performs the bit reversal varies in each decoders. Example In serial bit flipping decoders a single bit is inverted at a time. The energy function for the WBF decoders [4, [6], [7] is design based on DN values and channel output values for the AWGL.

II. CHARACTERIZATION AND INVESTIGATION OF THE PGDBF

Parity-check matrix is also called as LDPC code .parity check matrix S size of (P, Q), where P > Q. By represent code word as a vector A = (a1, a2, . . . ,aQ) ∈ {0,1}Q which gratify SxT = 0. We signify by B = (b1, b2, . . . ,bQ) ∈ {0,1}Q with the help of strengthen possibility α the output bits of binary symmetric channel of the translate code word x has modified. The graphical chart of a Low Density Parity Check code is a two –part chart called Tenner chart made out of two sorts of hubs, the BNs Bq, q= 1, . . . , Q and the DNs cq, q = 1, . . . , P. In the Tanner chart, an eq is associated with a DN cq if S (p, q) = 1. Let us additionally mean Q (en) the arrangement of DNs associated with eq, with an association degree d= |Q (eq)|, and indicate Q (Dp) the arrangement of ENs associated with the DN Dp, with an association degree d= |N (cm)|.At the point when, All LDPC codes are general codes; all these network degrees are equivalent for all the nodes. i.e., d=|d|, ∀m and d=|d|, ∀n. In this design we are mainly

Different BF uses different modes based up on the changes acquires different error correction and speeds which very important on performance of LDPC decoders. Mr. Wadayama [5] proposed one type of PGDBF algorithm. This is collected from the modest system the main aim of this system is gathering nearest matching bits in order to change this bits to elaborate the previous operation. Gradient Descent Bit-Flipping algorithm display the error correcting efficiency is admirable to well-known Bit-flipping algorithms. The experts recommended to integrate a Probabilistic in flippin, motivated from PGDBF [2]. But bits are satisfying the gradient action. The alternate selective fraction P0 of them are flipped. This change in algorithm made drastic development in the performance without effecting the error correcting efficiency following soft-Decision data flow Decoders [8].

This work introduced a dynamic hardware (HW) application of the PGDBF decoder which proportionality reduces hardware resources required to implement the alternatively disarrangement of the PGDBF. Binary symmetric channels (BSC) were used over regular LDPC codes so our work is to restrict the decoders those are helping to regular LDPC codes. Recently many cellular standards using irregular LDPC codes, but ordinary LDPC codes are attractive for functional operations; those are fiber-optics communication, satellite communication and storage mediums like pen drives, memory cards [11].
Implementation of Low density Parity Check system using Probabilistic Gradient Descent Bit Flipping Decoder

focus on general Quasi-Cyclic LDPC codes. The Quasi-Cyclic LDPC codes is getting from special representation of a little base network \( S_g \) is increased by restoration each vertex in \( S_g \) by a circulate change of fundamental corner to corner \( Z \times Z \) network, so as to get the absolute LDPC structure \( S \). In most of the practical applications we are suggested to QC_LDPC codes because of their extraordinary user and hardware friendly type, a few models [14] [15]. Even though we are applying on irregular LDPC codes, the regular LDPC codes are also suitable for regular bit flipping decoders, in this design to standard C.

For every pre which the ant, represent Poork is esteemed, the work is the th. We indicate the s, in this design to standard C.

Because of the whole number portrayal of the vitality work, the most extreme esteem changes from 0 to \((+1)\). In this situation, the vitality work is number \( e_k \).

Due to the DNs which have the greatest vitality at cycle \( J \), i.e.,

\[ c^{(k)}_m = \frac{\Theta_{\text{mod}2}(c^{(k)}_m)}{\text{mod}2} (1) \]

XOR (exclusive-OR) indicates bitwise operation. The iteration (N-th) \( E_n \) in the valuation of sin would become a guideline for the use of information Satisfiability renewed in the near DN N \((e_q)\) there is, or modify the estimation \( e^{(J)}_q \).

The base of GDBF estimation is to say, the work is the conversion of the vital faculty or ability is said to be characterized to the DN so complement one another, to decide what to use, and honour, \( e^{(J)}_q \). Might not be, or to be able to be changed. The first is planned for GDBF AWGN Channel [5].

And we needed to have a vitality as in (2), in which the timber \( \gamma_n \) prospect ratio (PR) AWGN got from the channel mode.

\[ A^{(k)}_{vn} = (1 - 2v^{(k)}_n) y_n + \sum c^{(k)}_m \Theta_{\text{mod}2}(c^{(k)}_m) (2) \]

The GDBF on the AWGN medium, the vitality work is genuine esteemed, comparing with the least reliability to corresponding bit. Both modes are designed for the bifurcation rule to emphasize k: either a solitary piece that has the least vitality activity is rotated or a bits collection that have a lesser vitality work than a predefined edge are rotated. The BSC channel, vitality capacity can be adjusted on condition of attendance.

\[ E^{(k)}_{vn} = v^{(k)}_n \oplus y_n + \sum c^{(k)}_m \Theta_{\text{mod}2}(c^{(k)}_m) (3) \]

In this situation, the vitality work is number esteemed, changes from 0 to \((d_{eq} + 1)\), and the bits which have the most extreme esteem \( E^{(J)}_{max} = \max_q (E^{(J)}_{eq}) \) are flipped. Because of the whole number portrayal of the vitality work, numerous bits are likely to have the most extreme vitality, prompting the various flips mode.

Give us a chance to utilize a pointer variable to demonstrate the DNs which have the greatest vitality at cycle J, i.e.,

\[ l^{(J)}_q = 1 \text{ on the off chance that } E^{(J)}_{eq} = E^{(J)}_{max} \text{ and } l^{(J)}_q = 0 \]

generally. But frankly to say all flipped Bits are shows negative impact on GDBF.

\[ l^{(J)}_n = 1 \text{ if } E^{(J)}_{n} = E^{(J)}_{max} \]

\[ l^{(J)}_n = 0 \text{ if } E^{(J)}_{n} = E^{(J)}_{max} \]

\[ R^{(J)}_n = 1 \text{ with probability of po} \]

PGDBF algorithm shown below

Initializing J=0, \( e^{(0)}_q \leftarrow b_q, q = 1, ... , Q \).

Z= S \( v^{(0)} \) mod 2

While \( x \neq 0 \) and \( J \leq \text{It}_{max} \) do

Make \( R^{(J)}_q \) \( \text{mod} 2 \)

Compute \( E^{(J)}_{eq} = 1, ... , Q \)

For q=1… Q do

If \( E^{(J)}_{eq} = E^{(J)}_{max} \) and \( R^{(J)}_q = 1 \) then

\[ e^{(J+1)}_q = e^{(J)}_q \oplus 1 \]

End if

End for

\[ J = J+1 \]

End while

Output: \( e^{(J)} \)

The PGDBF calculation is shown in Algorithm 1

To evade this encounter, the experts planned the PGDBF calculation, where rather than flipping every one of the bits with greatest vitality work admire, just modified all irregular part of bits. For every pre-specify value \( p_q^{(J)} \). An irregular division is fixed this is totally different for each DN and every emphasis. For all iterations and DNs the value of \( p_q^{(J)} \) is constant, represent Po \( \in [0, 1] \). We indicate the irregular sign (RS) succession at the J-th emphasis by \( R^{(J)}_q = \{ R^{(J)}_q | 1 \leq q \leq Q \} \) in which the arbitrary sign \( R^{(J)}_q \) is activated correspondingly to DN \( n^{th} \).

Above figures indicates the variation between GDBF and PGDBF. When XOR is equal to one (1), value of DN \( d_{eq}^{(J)} \) at iteration j modified, this entire thing can be done in GDBF. If \( l^{(J)}_q = 1 \) and \( R_q^{(J)} = 1 \) both are fulfilled the value of VN \( d_{eq}^{(J)} \) is modified.

III. ARCHITECTURE OF THE PROPOSED SYSTEM

![Fig: 1 GDBF](image1)

![Fig: 2 PGDBF](image2)
A. PGDBF ARCHITECTURE

The Universal design of the PGDBF decoder is shown in Fig 3. In this design we are adding one additional block this block generate the random Signal R(t). First we are discussing about decoders in this design how those decoders are represent in algorithm 1 working based on PGDBF decoder. We concentrate in this design on the BSC channel, both the registers exhibits to two back to back D-Flip Flops are stock the noisy code word y and the predicted code word at the present cycle e(t). And talking about the decoder, the signal init generate the replica of y into y(p). The Connection Network Units figure out the equality of their nearby bits in e(t), after a initial connection network unit run properly. The DN values are driven by second connection to the energy computation blocks to every EN. The greatest pointer module is made out of a most extreme discoverer segment and comparators which

Yields I(t) = 1 at whatever point the comparing vitality is equivalent to the most extreme, and I(t) = 0 generally. Pointer value I(t) are grow-rapidly to the AND gate inputs, and joined with the RS succession. This AND gate inputs are mainly indicates the difference between PGDBF and GDBF. All bits with I(t) = 1 are flipped in the GDBF decoder. Just the bits with I(t) = 1 and R(t) = 1 are modified in the PGDBF decoder.

In each and every cycle syndrome check block repeatedly conduct an OR task on the DN values to verify whether the center of the middle grouping d(t) is a code word, if so the extracting process is stopped. Other case when the extract ended is the point at which no code word d(t) been found, and a predestination most extreme number of emphases Imax has been come to, in which situation a disappointment interpreting being registered. In which all parts in the design of decoder are combinational circuits with the exception of the registers d(t) and y. accordingly, updated qualities of the bits in d(t) are refreshed after each and every cycle.

B. MAXIMUM INDICATOR OPTIMIZATION

The main block from which the output is considered is maximum indicator block of PGDBF, this handles the Global design critical path in fig.3 and it caps the throughput of the decoding and reachable working recurrence. The experts conformed the extensive usage of find the most extreme incentive out of a random rundown of N numbers is dependably an Exchange off between calculation cost and region/vitality utilization. Since our objective isn't just to get a streamlined decoder concerning different targets, counting equipment cost minimization, and in this design we are focused on only minimization of the critical path in the maximum indicator block with no focus on cost of hardware equipment.

Above implies of not considering Traditional

Fig.3 The Global architecture of PGDBF
Binary Tree method which reduces the area and power consumption and considering Leading-Zero Counting Topology which increases the decoding speed. Proposed approach does not consider looping (k).

Fig 4: Maximum indicator block

IV. DISCUSSION AND RESULTS

My design is simulate using Xilinx ISE 14.5 minimizes the decoding speed the displayed resulted output (fig 5) of PGDBF with modified maximum indicator (MI) with the traditional binary tree method (TBT) to focus on the method which leading to zero counting topology (LCT).

Fig 5: Simulation output

V. CONCLUSION

We implement the PGDBF algorithm with effective hardware application as an alternative for hard decision model iterative decoder with achievement of subsequent MS decoder. Our main intention in this design is to reduce the resources needed to plan for irregular disorders of the PFDBF and minimize operation of MI block. The main block is completely based on short random sequence (SRS) that is replica apply on PGDBF modified guidelines. We are planned for implementing another two methods to initialize the Random Signal (RS) those methods are LFSR task and IVRG task, we are using same hardware for both the tasks but works on different behaviors on deferent LDPC codes. We significantly improved the decoding throughput of the Bit-flipping decoders with contraction of maximum indicator block with LCT in order to shorten the crucial way. Compare to other design this design is very faster, consumes less chip area and very low cost.

REFERENCES


**AUTHORS PROFILE**

Venkateswara Rao Varri M.tech (VLSI)
Electronics and communication engineering
Gokaraju Rangaraju Institute of engineering and technology. (GRIET)
Hyderabad.

Dr. N. Arun Vignesh received B.E. degree in the Branch of Electronics and Communication Engineering from Anna University, Chennai in 2009. M.E., degree in Applied Electronics from Anna University, Coimbatore in 2011. He received his Ph.D. degree from Anna University, Chennai in 2016. Presently, he is working as an Associate Professor in the Department of Electronics and Communication Engineering, in Gokaraju Rangaraju Institute of Engineering and Technology, Hyderabad. His Ph.D. dissertation is focused on “Wireless Communications and Networking”.