Abstract: Steganography is one of the commanding and commonly used methods for embedding data. Realizing steganography in hardware supports to speed up steganography. This work realizes the novel approach for generation of key, for hiding and encoding processes of image steganography using LSB and HAAR DWT. The data embedding process is realized with seven segment display pattern as a secret key with various sizes using HAAR DWT and LSB. Maximum hiding effectiveness is also attained from this work. The same is implemented in hardware using reconfigurable device Field programmable gate array to improve the speed, area and power. The proposed work is also evaluated improved PSNR using MATLAB.

Index Terms: Seven Segment Display, Steganography, Least Significant Bit (LSB), FPGA, DWT.

I. INTRODUCTION

In the present days, communication can be completed between two or more individual existence at different residences through internet. For trusted communication, i.e., the interactive message is not exposed; the message must be scrambled before transfer. If the confidential message is perceived by an attacker, it may be susceptible. The clarification of such sorts of difficulties is delivered by steganography. The term ‘steganography’ is the amalgamation of two Greek words “stegano” and “graphia” which means covered and writing. In fact, there are three major divisions of data hiding namely Digital Watermarking, Cryptography and Steganography.

A digital image is a two dimensional matrix of the intensity values on every grid point. Gray images contain eight bits, whereas RGB images use twenty four bits to designate the color model. Generally embedding is done either in Time domain or Frequency domain or in both.

The time domain implants stealthy statistics in the lowermost bit of image pixel. The least significant bit method is easy for implementation. However, it is delicate in contrast to limited assault whereas the frequency domain hides the secured information in the image frequency constants, which decreases the problems, originate in the time domain.

Steganalysis is the technique of recognizing covered evidence which is created using steganography. Steganalysis treasures stego images of investigativenumerous image structures among cover-image and stego-images.

In recent Technology, Field Programmable Gate Array hardware is designed for emerging numerous steganography methods. If the information implanting function is performed by the Field Programmable Gate Array (FPGA) integrated circuit, the execution speed is high and the optimization in resource utilization and power consumption because of customized integrated circuit. The Field programmable gate array ground information embedding is used as a real time implementation.

II. STEGANOGRAPHY PARAMETERS:

Mean Square Error (MSE): This evaluation is achieved on the stego image and cover-image.

\[
\text{mse} = \frac{1}{m*n} \sum \sum (f_{ij} - g_{ij})^2
\]

The number of width is m, and the number of height is n of the carrier media.

\( f_{ij} \) is the intensity of carrier image, \( g_{ij} \) is the intensity of stego media. The Greater MSE range displays deviation among cover and stego images.

Peak Signal-to-Noise Ratio (PSNR): “Peak signal-to-noise ratio calculates the excellence of the stego-image equated with the cover image”. It is calculated using the equation in db.

\[
\text{PSNR} = 10 \log \frac{255^2}{10 \cdot \text{mse}}
\]

In the following, the important terms used in the proposed technique are briefly defined first, then the algorithms used for embedding and extraction processes are described. Seven segment display pattern is used as key for the embedding and extraction, this seven segment pattern is generated by using multimedia file as presented in Fig.1 and Fig.2 [1]

Revised Manuscript Received on July 08, 2019

Savita D Torvi, Research Scholar, Sri Siddhartha Academy of Higher Education, Maralur, Tumakuru, India. bitmis2017@gmail.com
K B Shiva Kumar, Professor and HOD, Department of Telecommunication Engg. Sri Siddhartha Academy of Higher Education.

Fig.1 Seven segment display
Mohammed Abbas Fadhil Al-Husainy [1] presented novel method for key generation for embedding-decoding procedures of steganography system image is as the carrier file. Thearbitrariness of safetykey is essential for hidingprocedure is attained with the seven segment display designs with various dimensions. High payload hiding effectiveness is accomplished. The proposed work improved the psnr and mse values.

Nikhil Simha H.N.et al., [2] presented an image Steganography system with DWT and Modified LSB method. It uses DWT to find low frequency and high frequency components. The Image Steganographic procedure is applied to LL band. The inverse LSB procedure was used in the decryption. The same work is implemented on FPGA. Memory prerequisite of the proposal is a smaller amount for hardware implementation. The projected method obtained improved PSNR operating frequency.

Abdullah AlWatyan et al.[3] discussed a two stage security arrangement. In the first stage encrypt the message bits then concealed the information in cover image. The process of encryption and hiding takes 1-1-0 LSB technique. The proposed work is implemented on FPGA that yields a reduction in area and improved PSNR.

Hamad A. A. et al., [4] suggested a maximum embedding capacity and effective steganography system, where binary, RGB images, and huge script documents are hidden into a single carrier file using HAAR DWT.

Chao wang et al., [5] presented a fast matrix hiding procedure. The proposed technique uses matrix extending procedure for decreasing the computational complexity.

Vasantha and Vidhyaa [6] discussed hardware implemented steganographic system. The proposed work realized on Spartan-6 FPGA and synthesized using VHDL code. The hardware consumption is very less related to existing methods since of simple architecture.

Ran-Zan and Yeh-Shun [7] suggested Steganography system using two blocks block matching method. This system first produces an order of blocks and at that time it searches the analogous blocks in the carrier file. Hop implanting arrangements are used to embed information into carrier image. This system providing improved PSNR.

Mohd B.J et al., [8] discussed a steganography system with the least significant bit method on Field programmable gate array hardware. The Field programmable gate arrays receive the carrier image and pay load information, placed on the least significant bits scheme and yields the stegoimage. This work used an n bit least significant bit method that permits the user to select number of stealthy information bits embed in the individual intensity. The amount of bits is extended from one to eight bits per component. From the result it is observed that the PSNR value is increased.

Shweta Modi and Meghana Kulkarni [9] explained steganography system using DWT and average LSB method. The DWT-IDWT is used to familiarize randomness of the pixel values existing inside cover image. The absolute block is used to force negative coefficient values to zero, which increase the PSNR values of the rebuilt Image. The average alpha blending system decreases the bit size of the communicated stegan image as a result low communication channel bandwidth is essential to communicate the stego image. The proposed method can be capable to deliver good accuracy of hidden images and cover image in terms of great PSNR values than present practices due to above explanations. Also the presented system uses 7% less hardware capitals than current methods and the operating frequency is 50% higher than present methods. This is because the proposed architecture is constructed using basic logic gates; no multiplier is being used.

Mahmoud pour and Mirzakuchaki [10] Discussed hardware implementation of n-bit least significant bit algorithm and Also, randomization approaches and Zhang’s Least significant bit procedure were used to increase the security of least significant bit algorithm. The security is enhanced by means of a message bit randomizer to create it tougher for the assailants to form the concealed information without a safety key. Also, the extra security used to the least significant technique with the pixel interleaves method.

Maya and Sabarinath [11] presented a novel steganography system with least significant bit and DWT technique to embed information in one or more file. This system produced improved speed, which generates it very valuable for existing applications. But, the proposed used 8-bit gray scale images for concealing the data.

Patel.H and P. Dave [12] discussed a discrete cosine transform technique used to divide the carrier image into three frequency components. These frequency components are high, middle and low. This method uses the constants of the carrier file to conceal the pay load image using least significant bit while neglecting optical degradation. This system needs keys that must be recognized by the transmitter and the receiver.
Nikita Sharma and Meha Khera [13] presented two combined steganography approaches to get secured communication among transmitter and receiver. The proposed work used HASH LSB technique for embedding and RSA cryptography method for encoding. Before embedding the author used DWT for cover image then, encrypted message is concealed into the LL, HH band of spectrum, which improves the embedding capacity and PSNR.

Bassam et al., [14] developed hardware implementation of steganography with least significant bit using FPGA. The projected algorithm uses n-bit for embedding. From the result it is observed that the improved Peak to signal ratio of two bit and three bitleast significant bit for different images.

IV. PROPOSED BLOCK DIAGRAM:

Embedding:

This proposed work is an image steganography method of full embedding capacity. This is completed through the use of the seven segment display pattern, shown in Fig.1 accomplishing randomness in the choice of bytes for hiding the secret message bits. The payload image is reflected as a collection of bytes and each byte signifies two hexadecimal digits. There are two phases in embedding.

i) Apply DWT to cover image

ii) Generation of Key using seven segment Pattern.

Fig.3 Embedding block diagram

Embedding Algorithm:

- Read the secret image (SI)
- Rearrange the bytes in the secret image randomly.
- Convert all the bytes in the secret image into binary stream.
- Store all the bits in 1D form.
- Group the binary stream into 8 bits to form byte and then convert all the bytes into hexadecimal number.
- Read secret key text file, convert into hexadecimal and split into Most Significant Digit (MSD) and the Least Significant Digit (LSD)
- Based on segment length create a table which has number of segments used and number of bytes used for each hexadecimal digit when it is represented as seven segment pattern.
- Read the Cover image
- Apply HAAR DWT for cover image.
- Select LL, LH, HL and HH band for embedding the message bits.
- Segment the band spectrums into segments, based on segment length.
- Assume segment length=2
- A 2D matrix of size is calculated by \(((SL×2)+3)\times(SL+2)\).
- \(((SL×2)+3)\) is the number of rows and \((SL+2)\) is the number of columns of seven segment display pattern
- Segment length=2
- Matrix size is 7 x 4
- Divide the spectrum into 7x4 segments
- Read the segment from the carrier image and embed secrete bits in the cells of seven segment pattern in column by column as shown in fig
- Embed the secrete message bits in the lsb of seven segment display pattern of the cover image.

For example if the secret key A0B8…

(a)

(b)

(c)

Fig.4 seven segment pattern and bit Pattern for “A”, “0” and “B”
V. EXTRACTION PROCESS:

VI. EXTRACTION ALGORITHM:

To extract the embedding bits in the stego image, the following steps are used:

- Perform the same procedure done in step 1 to 6 in the embedding process.
- If there are more bytes in the stego image segment, read a set of bytes from segment that are enough to fill the cells of the desired segments sequentially in the seven-segment pattern.
- Scan the segment pattern in display in the seven segment pattern.
- Remove the bits in the LSB of the bytes in the cells of the segments according to the sequence of each cell in the seven segment display pattern.
  - If the Byte is even, then the Bit = 0
  - If the Byte is odd, then the Bit = 1
- Reshuffle the bits of the secret message as a one-dimensional array of bytes by renovating all 8-bits to its equivalent byte.
- Convert 1D to 2D to get secret message.

VII. RESULT ANALYSIS:

This unit gives the hardware implementation results using field programmable gate array for embedding information using seven segment display pattern is used as a key. Various carrier and stego images are as shown in Fig.2 and Fig.3. Then the information concealing approach is exhibited as a Verilog HDL top level entity and is simulated with Xilinx ISE 13.2. This approach used XC6VCX75t device of virtex 6 family and package of 2ff484. The resource utilization summary for the information embedding approach is shown in the Table 2.

From Table.2 and Table.3, it is perceived that the proposed work takes less time and small amount of resource utilization for realizing this algorithm and also it has the high embedding capacity of 1,51,296 bits with a high PSNR of 54.34db.
Security Analysis:
In this section the proposed work test the resistance of the security.

Image entropy:
The entropy is used for computing security for the stego image let $H(1), H(2), H(n)$ are the possible intensity values for data hiding. Then $K(1), K(2), K(3)$ is the probabilities of getting particular intensity. Hence the entropy of an image is calculated by the equation.

$$Entropy = -\sum_{i=0}^{n-1} p(i) \log p(i)$$

The entropy of various images is estimated and is tabulated.

Number of changing pixel rate (NPCR):
It is the measure of rate of changing pixels in the stego image. It is estimated by the following expression. $K1(i,j)$ is the original image. $K2(i,j)$ is the stego image.

$$NPCR = \frac{1}{m*n} \sum_{i,j} K(i,j)$$

$$H(i,j) = \begin{cases} 1 & \text{if } k1(i,j) = k2(i,j) \\ 0 & \text{if } k1(i,j) \neq k2(i,j) \end{cases}$$

Unified average changed intensity (UACI):
It computes the average intensity of the change in stego and cover image. It is designed with the equation.

$$UACI = \frac{1}{M*N} \sum_{i,j} \left[ H(i,j) - H(i,j) \right]$$

Normalised cross correlation (NCC):
The standardized cross correlation is the measure of the quantity of deviance in the stego media with respect to cover media and is designed by the equation.

$$NCC = \frac{\sum_{i=1}^{N} \sum_{j=1}^{M} [X_{ij} * Y_{ij}]}{\sum_{i=1}^{N} \sum_{j=1}^{M} [X_{ij}]}$$

Form the Table.3 it is observed that the NPCR value is very high as compared to the UACI and also the NCC value is 1 (the ideal value is 1) in all images and Information entropy of different images is as shown in table. The entropy value $H(n)$ is approximately equal to 8 that means the leakage of information is minor. Hence the proposed work is more fight back against the attack.

Table.2 Resource utilization

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Experimental Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of slice register</td>
<td>1</td>
</tr>
<tr>
<td>No. of slice LUTs</td>
<td>2</td>
</tr>
<tr>
<td>No. of occupied slices</td>
<td>7</td>
</tr>
<tr>
<td>No. of occupied 10Bs</td>
<td>17</td>
</tr>
</tbody>
</table>

Table.3 NPCR, UACI, NCC, SSIM and ENTROPY values for different images

<table>
<thead>
<tr>
<th>Images</th>
<th>NPCR</th>
<th>UACI</th>
<th>NCC</th>
<th>SSIM</th>
<th>ENTROPY</th>
</tr>
</thead>
<tbody>
<tr>
<td>Edifice</td>
<td>0.06</td>
<td>0.0422</td>
<td>1.197</td>
<td>0.99997</td>
<td>7.926</td>
</tr>
<tr>
<td>Fish</td>
<td>0.0796</td>
<td>0.0486</td>
<td>1.128</td>
<td>0.99992</td>
<td>7.942</td>
</tr>
<tr>
<td>Ship</td>
<td>0.056</td>
<td>0.0317</td>
<td>1.113</td>
<td>0.99996</td>
<td>7.821</td>
</tr>
</tbody>
</table>

Comparison of proposed model with existing work:
Table 4 comparison the proposed work with Existing work

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Published By:
Blue Eyes Intelligence Engineering & Sciences Publication

DOI: 10.35940/ijitee.J1030.08810S19
DWT Based Image steganography with Seven Segment Display Pattern as a Key

<table>
<thead>
<tr>
<th>No. of fully used LUT-FF pairs</th>
<th>514</th>
<th>224</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum operating frequency(MHZ)</td>
<td>153.31</td>
<td>157.86</td>
</tr>
<tr>
<td>Power in watts</td>
<td>1.634</td>
<td>1.293</td>
</tr>
<tr>
<td>Embedding Capacity</td>
<td>65,536</td>
<td>1,51,2</td>
</tr>
</tbody>
</table>

**VIII. CONCLUSION**

This work projected a hardware explanation for data embedding in color image using LSB and HAAR DWT image steganography schemes with seven segment pattern which is used as a key for both embedding and extraction. Most of the existing random steganography techniques do not use the full capacity of the carrier image, while the proposed method uses the effective payload capacity of the carrier image and negligible distortion in the stego image. The same work is implemented on FPGA VIRTEX 6. From the experimental results it is observed that hardware speeds steganography system than the software. Also, this technique introduces the flexibility of changing the secret key. Moreover, it has been noticed that as the segment size increases, the PSNR value improves but the processing time increases. This system can be used for real-time applications where processing time is not a major constraint.

**REFERENCES**


**AUTHORS PROFILE**

Savita D Torvi Research Scholar, Sri Siddhartha Academy of Higher Education, Mararur, Tumakuru, India.

K B ShivaKumar Professor and HOD, Department of Telecommunication Engg, Sri Siddhartha Academy of Higher Education.