


FDTD modeling for Crosstalk Reduction in Coupled RLC Interconnects with Active Shielding



R. Sridevi, P. Chandra Sekhar, B.K. Madhavi, T.Satya Savithri

Abstract—This paper presents efficient geometry for crosstalk noise and delay reduction using Active shielding in RLC interconnects with resistive drivers .FDTD modeling has been used for proposed geometry and is validated by HSPICE simulations for 32nm global interconnects .From the results it has been verified that the proposed model results and HSPICE simulations differ by 5% . From the outcomes it has been confirmed that the proposed model outcomes and HSPICE outcomes differ by 5% and by using proposed geometry crosstalk noise and delay has come down by 73% and 60% when compared to unshielded line.

Index Terms—Crosstalk noise, Delay, Active shielding RLC interconnects, FDTD

I. INTRODUCTION

Crosstalk is one of the significant structure worries in current time of Large Scale Integration and nano scale interconnectors because it causes unwanted voltage variations on bus line due to transition on bus lines placed adjacent to each other and lead to performance degradation by inducing delay on interconnects. Delay due to crosstalk depends on several factors such as coupling capacitance, relative driver strength because of crosstalk relies upon a few factors, for example, coupling capacitance, relative driver quality h and on transition time skew. Due to Scaling of devices and increase in chip size and density according to ITRS-2009 interconnect delay is more when compared to gate delays[16] Further, crosstalk may result in undesired potential glitch on a interconnect line due to transition in one or more bus lines adjacent to each other. Therefore, reliability has become a major concern of crosstalk effect. Crosstalk noise in coupled interconnects is classed into two categories as functional and dynamic crosstalk. A victim line experiencing a voltage spike when an aggressor line switches is defined as Functional crosstalk.

On the other hand, dynamic crosstalk is observed when aggressor and victim line switches in out-of-phase or in-phase simultaneously resulting in changes in signal propagation delays. Furthermore, interconnect parasitic like capacitance, resistance and inductance also influence crosstalk delay largely. Thus to evaluate the performance of interconnects accurately, the interconnects should be treated as distributed RLC interconnects.

Distributed RLC interconnects with resistive drivers suffers from frequency to time domain problems, because partial differential equations are used for describing the transmission lines and solution is given in frequency domain Where as nonlinear elements are described only in time domain and this problem can be addressed by using FDTD(finite difference time domain) technique.

In this paper we focused on reducing crosstalk noise and delay, induced due to switching on adjacent lines in RLC interconnects by using active shielding technique. Crosstalk effects are analyzed on coupled three lines with and without shielding. The exemplar proposed takes into transmission line effects of interconnects which include mutual capacitance and mutual inductances into consideration and the coupled interconnect lines are modeled by FDTD technique. The proposed exemplar is validated using HSPICE and the uttermost erroneous between FDTD and HSPICE transient response for 32nm technology is hardly 4%. The repose of the paper is organized as follows: section II describes proposed active shielding geometry to couple interconnects. Section III describes FDTD model for coupled three interconnect lines. In section IV the proposed exemplar is validated by HSPICE and section V concludes the report

II. ACTIVE SHIELDING PROPOSED MODEL FOR COUPLED INTERCONNECT LINES

Interference of signals between adjacent interconnects leads to functional errors. Due to scaling of device sizes and multi layer interconnect structures coupling capacitance and inductance has become major issue for signal integrity and accuracy. Techniques like encoding data bits to reduce switching activity, buffer insertion, increasing wire length and width, increasing spacing between lines and shielding has been proposed to reduce crosstalk [4] Crosstalk noise and delay in coupled RLC interconnects can be reduced effectively by using active shielding .The only limitation is increase in area. According to Miller effect, the basic conception of active shielding is that if transitions on adjacent lines take place in same direction simultaneously ,then the coupling capacitance seen between the interconnects will be zero

Manuscript published on 30 September 2019.

*Correspondence Author(s)

Mrs R.Sridevi, Associate professor in ECE Dept at BVRITH college of Engineering for Women has received B.TECH in ECE from KITS(S) and M.E in VLSI & ESD from O.U.

Dr. P. Chandra Sekhar, Professor of ECE in University College of Engineering, Osmania University Hyderabad.

Dr.B.K.Madhavi, professor of ECE in Sridevi Women's Engineering College, Hyderabad.

Dr. T. Satya Savithri, Professor in ECE Department of JNTUH College of Engineering, Hyderabad.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

FDTD modeling for Crosstalk Reduction in Coupled RLC Interconnects with Active Shielding

The geometry of Coupled interconnect lines driven by resistive drivers with and without shielding as been shown in Figs 1 and 2.[5].Here R,L,C are line resistance ,inductance




Fig.1. Coupled three line RLC Interconnects with resistive driver




Fig.2. Coupled three line RLC Interconnects with Active shielding and capacitances per unit length and mutual inductance and coupling capacitance between the interconnects are represented as C_c and L_M . The middle line in shielding geometry is used for transmission of signal and the peripheral lines above and below the middle line act as shields. Care has been taken to ensure that peripheral lines have same input signal and same parasitic elements as that of middle line to ensure proper synchronization between the lines.

III. PROPOSED FDTD MODEL

The Coupled RLC interconnect lines are modeled by FDTD technique [6]. Interconnect lines has resistive drivers at the input and are terminated by capacitive loads. Resistance, capacitance and inductance values are defined per unit length. x is used to denote the position along the interconnect line and t represents time. Line resistance are represented as R_1, R_2, R_3 , Line capacitance as C_1, C_2, C_3 and

line inductance as L_1, L_2, L_3 . Coupling capacitances and mutual inductances are denoted as $C_{12}, C_{23}, L_{12}, L_{23}$ and C_{L1}, C_{L2}, C_{L3} represent load capacitance.

Telegraphers equations for interconnect lines with active shielding in TEM mode are given as

$$\frac{d}{dx} V(x, t) + RI(x, t) + L \frac{d}{dt} I(x, t) = 0 \quad (1)$$

$$\frac{d}{dx} I(x, t) + \frac{d}{dt} CV(x, t) + GV(x, t) = 0 \quad (2)$$

V, I are line voltages represented by 3×1 column vectors and 3×3 matrix of p.u.l is used for representing the parasitic elements as

$$V = \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix}, I = \begin{bmatrix} I_1 \\ I_2 \\ I_3 \end{bmatrix}, R = \begin{bmatrix} R_1 & 0 & 0 \\ 0 & R_2 & 0 \\ 0 & 0 & R_3 \end{bmatrix},$$

$$L = \begin{bmatrix} L_{11} & L_{12} & L_{13} \\ L_{21} & L_{22} & L_{23} \\ L_{31} & L_{32} & L_{33} \end{bmatrix},$$

$$C = \begin{bmatrix} C_{11} + C_{12} & -C_{12} & C_{13} \\ -C_{21} & C_{22} + C_{12} + C_{23} & -C_{23} \\ C_{31} & -C_{32} & C_{33} + C_{23} \end{bmatrix}$$

The equations are analyzed using Central differential approximation. As seen in Fig.3 for better accuracy With FDTD modeling the voltages and currents nodes are placed alternatively are separated by $\Delta x/2$ times in space and by $\Delta t/2$ times on time axis




Fig.3. Discretized voltage and current nodes with respect to space and time




Fig.4. Discretized line in space for FDTD analysis

The Fig.4. represents the interconnect line of length L driven by resistive driver at $x=0$ and terminated by capacitive load at $x=L$. Differential equations (1) and (2) are discretized with respect to time and space to implement FDTD analysis. length of transmission line is divided into Nl sections, each of Δx length and total time into Nt segments, each of Δt length. Relation between current and voltage with respect to space and time is as shown in fig3

On applying finite difference approximations to (1) and (2) gives

$$\frac{V_{k+1}^{n+1} - V_k^{n+1}}{\Delta x} + L \frac{I_k^{n+3/2} - I_k^{n+1/2}}{\Delta t} + R \frac{I_k^{n+3/2} + I_k^{n+1/2}}{2} = 0 \quad (3)$$

for $K=1, 2, 3, \dots, Nl$

$$\frac{I_k^{n+1/2} - I_{k-1}^{n+1/2}}{\Delta x} + C \frac{V_k^{n+1} - V_k^n}{\Delta t} + G \frac{V_k^{n+1} + V_k^n}{2} = 0 \quad (4)$$

for $K = 2, 3, 4, \dots, Nl$, where voltage and current are denoted as

$$V_i^j = V[(i - 1)\Delta x, j\Delta t], \quad I_i^j = I[(i - \frac{1}{2})\Delta x, j\Delta t] \quad (5)$$

Thus from (3) and (4) the current and voltages at different segments along the interconnect line can be represented as

$$V_k^{n+1} = FV_k^n + \frac{E}{\Delta x} (I_{k-1}^{n+1/2} - I_k^{n+1/2}) \quad (6)$$

for $K = 1, 2, 3, \dots, Nz$

$$I_k^{n+3/2} = AB I_k^{n+1/2} + \frac{A}{\Delta x} (V_k^{n+1} - V_{k+1}^{n+1}) \quad (7)$$

for $K = 2, 3, 4, \dots, Nz$

$$E = \left[\frac{C}{\Delta t} + \frac{G}{2} \right]^{-1}, \quad F = \left[\frac{C}{\Delta t} - \frac{G}{2} \right],$$

$$A = \left[\frac{L}{\Delta t} + \frac{R}{2} \right]^{-1}, \quad B = \left[\frac{L}{\Delta t} - \frac{R}{2} \right]$$

Equations (6) and (7) can be used to estimate current and voltages, further can also be extended to multiple transmission lines. The voltage and current at near-end point of interconnect in discretized form can be given as

$$V_1^{n+1} = HJV_1^n + HK(V_s^n + V_s^{n+1}) - 2HKR_s I_1^{n+1/2} \quad (8)$$

Where $H = (U + K)^{-1}$, $J = (EF - K)$, $K = E/\Delta x R_s$

At far end currents and voltages terminated by capacitive load in discretized form can be expressed as

$$I_l^{n+1} = C_l \left[\frac{V_{Nl+1}^{n+1} - V_{Nl+1}^n}{\Delta t} \right] \quad (9)$$

$$V_{Nl+1}^{n+1} = Q_1 Q_2 V_{Nl}^n + \frac{2E}{\Delta x} [I_{Nl}^{n+1/2}] \quad (10)$$

Where $Q_1 = \left[1 + \frac{2EC_l}{\Delta t \Delta x} \right]^{-1}$, $Q_2 = \left[EF - \frac{2EC_l}{\Delta t \Delta x} \right]$

Assessment starts with evaluating voltage along the line starting from $x=0$ at particular time step in terms of previous current and voltage values and current is evaluated from voltage and current values from previous time step. Accurate solutions using FDTD method are obtained only when the position and time discretization satisfy the Courant condition $\Delta t \leq \frac{\Delta x}{V}$ Where V represents velocity of signal on line. The second point to be considered is the spacial increments Δx should be small enough to obtain good resolution [7],[8]

IV. VALIDATION OF THE PROPOSED MODEL

Validation of the model proposed is done by estimating the results with HSPICE simulations, carried out in W element simulation tool. Same parasitic for interconnect lines as that in proposed model are maintained for HSPICE. Coupled three lines with shielding as shown in Fig.2 is considered for validation. Crosstalk noise and delay are measured at the output node of victim line 2. Functional crosstalk and dynamic crosstalk effects [9] are estimated using resistive driver and capacitor load as shown in the Fig.4.

Crosstalk effects are also compared on victim line2 of proposed active shielded coupled interconnect with unshielded coupled interconnects based on the transient waveforms considered at the far end terminal of line2, using

various other methods for crosstalk reduction such as widening and increasing the space between interconnects

V. RESULTS

As can be seen from the transient response the improvement in crosstalk noise with the proposed model has been by 73% and delay has come down by 60% when compared to unshielded coupled lines. The improvement using shielding is considerably good even when we compare the values with other reduction technique like widening and increasing the lengths of interconnects




Fig.5. Crosstalk noise on interconnects




Fig.6..Delay on interconnects




Fig.7.Crosstalk noise peak for global interconnects

FDTD modeling for Crosstalk Reduction in Coupled RLC Interconnects with Active Shielding





Fig. 8. TRANSIENT RESPONSES FOR DIFFERENT INPUT SWITCHING ON VICTIM LINE 2 (a) Case-1 (b) Case-2 (c) Case-3 (d) Case-4 (e) Case-5

TABLE I: PROPAGATION DELAY FOR DIFFERENT SWITCHING CASES ON VICTIM LINE 2

Input Switching cases	Propagation Delay on victim line 2						
	lin e1	lin e2	lin e3	Delay on line 2 with shielding		Delay on line 2 without shielding	%error between proposed model and HSPICE
				HSPI CE(p s)	Proposed model(p s)		
Case-1	1-0	1-0	1-0	10.95	11.5	8.88	4.7
Case-2	1-0	1-0	0-1	13.3	13.5	26.4	1.4
case-3	1-0	1-0	Vd d	12.04	12.5	15.24	3.6
case-4	0-1	1-0	Vd d	14.88	14.5	44.4	2
case-5	0-1	1-0	0-1	16.84	16.3	60.5	2.7

TABLE II: IN AND OUT-PHASE DELAY ON LINE 2

Delay on line 2 (ps)	With Shielding	Without Shielding
In-phase Delay	10.87	88.08
Out-phase Delay	16.84	60.05

Fig.5.compares the functional crosstalk noise between shielded lines to unshielded coupled lines where the the aggressor lines are switched and the victim line is kept quite at a constant value .75% of improvement in functional crosstalk is seen in shielded lines when compared to unshielded lines.Fig.6 gives the delay values on victim line 2 for different cases of switching transitions on three lines for both shielded and unshielded lines. Fig.7 evaluates crosstalk noise for different interconnect lengths and the effect of crosstalk noise with increase in length is very less on Shielded lines when compared to unshielded lines.



In Fig.8. from (a) to (e) analyzes different switching cases and compares transient responses on line2 for both shielded and unshielded lines. For all the cases Considered in Fig.8, proposed model values match exactly with the simulations of HSPICE. Table I provides the crosstalk induced delays on line 2 for both shielded and unshielded lines. It can be observed from the table that average error between HSPICE and proposed model is less than 5%. In-phase and out-phase delays for shielded and unshielded lines have been provided in Table II and can be seen that there is a drastic decrease in delays using Active shielding when compared to unshielded line

VI. CONCLUSION

An effective geometry with active shielding of coupled interconnect lines has been proposed in this paper for reduction of crosstalk noise and delay induced in interconnects. Active shielded coupled interconnect lines with resistive driver are modeled using FDTD technique. Considerable improvement has been seen in proposed geometry when compared with unshielded interconnect lines in terms of crosstalk noise and delay. The results obtained using HSPICE simulation coincides with that of FDTD modeling with a very little difference 5%

REFERENCES

1. K. S. Li, C. Lee, C. Su, and J. E. Chen, "A unified detection scheme for crosstalk effects in interconnection bus," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 17, no. 2, pp. 306–311, Feb. 2009.
2. F. Moll, M. Roca, A. Rubio, "Inductance in VLSI interconnection modeling", *IEE Proc -Circuits Devices Syst*, vol. 145, no 3, June 1998.
3. T. Sakurai and A. R. Newton, "A simple MOSFET model for circuit analysis," *IEEE Trans. Electron Devices*, vol. 38, no. 4, pp. 887–894, Apr 1991
4. H. Kuhl, D. Sylvester, and D. Blaauw, "Performance optimization of criticalnetsthroughactiveshielding," *IEEE Trans. Circuits Syst. I*, vol. 51, no. 12, pp. 2417–2434, Dec. 2004.
5. V. Ramesh Kumar, K. Brajesh Kumar and Amalendu Patnaik "An Accurate FDTD Model for Crosstalk Analysis of CMOS-Gate-Driven Coupled RLC Interconnects" *IEEE TRANSACTIONSON ELECTROMAGNETIC COMPATIBILITY*, VOL. 56, NO. 5, OCTOBER 2014
6. C. R. Paul, "Incorporation of terminal constraints in the FDTD analysis of transmission lines," *IEEE Trans. Electromagn. Compat.*, vol. 36, no. 2, pp. 85–91, May 1994.
7. A. Orlandi and C. R. Paul, "FDTD analysis of lossy multi-conductor transmission lines terminated in arbitrary loads," *IEEE Trans. Electromagn. Compat.*, vol. 38, no. 3, pp. 388–399, Aug. 1996.
8. X. Li, J. Mao, and M. Swaminathan, "Transient analysis of CMOS-gatedrivenRLGCinterconnectsbasedonFDTD," *IEEE Trans. Comput. - ided Design Integr. Circuits Syst.*, vol. 30, no. 4, pp. 574–583, Apr. 2011.
9. V. Ramesh Kumar, B. K. Kaushik, and A. Patnaik, "Dynamic crosstalk analysis of CMOS driven RLC interconnects using FDTD method," in *Proc. IEEE Conf. AP-S /USNC-URSI*, Jul. 7–13, 2013, p. 80.
10. X. Li, J. Mao, J. Mao, M. Swaminathan, Transient analysis of CMOS-gate-driven RLGC interconnects based on FDTD, *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* 30 (2011) 574–583.
11. J.A. Davis, J.D. Meindl, Compact distributed RLC interconnect models – Part II: coupled line transient expressions and peak crosstalk in multilevel networks, *IEEE Trans. Electron Devices* 47 (2000) 2078–2087.
12. J.A. Davis, J.D. Meindl, Compact distributed RLC interconnect models – Part II: coupled line transient expressions and peak crosstalk in multilevel networks, *IEEE Trans. Electron Devices* 47 (2000) 2078–2087
13. T. Liu, J. Kuo, S. Zhang, A. Closed-Form, Analytical transient response model for on-chip distortionless interconnect, *IEEE Trans. Electron Devices* 59 (2012) 3186–3192.

14. J.M. Rabaey, A. Chandrakasan, B. Nikolic, *Digital Integrated Circuits, A Design Perspective*, second ed., Prentice-Hall, 2003.
15. B.K. Kaushik, S. Sarkar, R.P. Agarwal, R.C. Joshi, An analytical approach to dynamic crosstalk in coupled interconnects, *Microelectron.* 41 (2010) 85–92.
16. *International Technology Roadmap for Semiconductors Interconnect*, 2009 editions, <http://www.itrs.net>

AUTHORS PROFILE



Mrs R. Sridevi currently working as Associate professor in ECE Dept at BVRITH college of Engineering for Women has received B.TECH in ECE from KITS(S) and M.E in VLSI & ESD from O.U. She is working toward the Ph.D. degree in crosstalk analysis from JNTUH. She has a total of 13 years of teaching experience. Her areas of interest

Include Crosstalk analysis and reduction, Low power VLSI and Microelectronics



Dr. P. Chandra Sekhar working as an Professor of ECE in University College of Engineering, Osmania University Hyderabad. He completed his Engineering in Electronics and Communication Engineering from Nagapur University, M.TECH in Digital Systems and Computer Electronics from Jawaharlal Nehru Technological University, Hyderabad, and obtained Ph.D in VLSI

from Osmania University, Hyderabad. He has Eight years of experience in industrial, designing & developing Embedded Systems based applications and vast teaching experience at UG & PG level Engineering students. Currently he is working in Analytical Modeling of Crosstalk Noise Estimation in Digital Circuits.



Dr. B.K. Madhavi Working as professor of ECE in Sridevi Women's Engineering College, Hyderabad. She completed M.Sc Tech from S.V.U college of Engineering in EIE. She did her M.E from BITS, Pilani in Microelectronics and Ph.D in LOW POWER VLSI from JNTUH. She has 23 years of experience in teaching

and her areas of research are Microelectronics, Low power VLSI, Wireless communications, Analog VLSI design



Dr. T. Satya Savithri, working as Professor in ECE Department of JNTUH College of Engineering, Hyderabad. Her research interests include, Digital Image Processing, Design and Testing of VLSI and also Wireless communications. She has vast teaching experience. She completed her B. Tech from NIT Warangal, M.E from OU, and PhD in Digital Image Processing from at JNTU Hyderabad