



# Mathematical Modeling and Simulation of Junction less Dual Material Double Gate MOSFET with Various Work Functions

S. Darwin, T.S. Arun Samuel, E. Muthu Kumaran, J. Deny

**Abstract:** In view of the 2-Dimensional game plan of Poisson's condition, a material science-based model of Double Gate Dual Material Junction less (DGDMJNL) Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) is made. The advantages of different work capacities connected to the metals in DMDGJNL MOSFET are exhibited and the potential at the inside and qualities of the electric field is uncovered. The proposed model exhibits explicitly demonstrates the effect of the work in electrostatic potential and electric field. It is exhibited that the execution of DMDGJNL MOSFET can be changed by adjusting the channel length extents of control door and shield entryway. The model is assessed by its figured results and those got from a 3D TCAD test system for numerical outcomes.

**Keywords:** Junction less dual material gate, Poisson's equation, electric field, central potential, work functions

## I. INTRODUCTION

In nano scale Integrated Circuits (ICs) Junction less metal oxide transistor assumes a predominant job in view of its electrical attributes and its basic handling instruments with intersection-based metal oxide semiconductors. In these gadgets the entire substrate is of same doping, because of this the arrangement of P-N intersection is jumped out [1]. The subthreshold properties can be improved by utilizing changes entryway types, for example, front and base door, all around doors, trigate and triple doors [2-4]. This diverse structure offers better authority over the door and the scientists demonstrate an unmistakable fascination for Junction less Double Gate MOSFET [5-7].

Regardless, junction less gadget depends upon the mass technique for conduction, the huge doping center in the silicon channel diminishes bearer transportability, achieving the corruption in the effectiveness of transporter transport.

Furthermore, Drain Induced Barrier Lowering (DIBL), because of short channel sway, turns out to be increasingly genuine with the contracting of the silicon channel length [8-9]. To overcome these issues, an entryway with double material (DMG) structure has been acquainted and associated with improve the execution of junction less MOSFET. Starting late, a novel structure called Dual material with front and base entryways (DMDGJNL) MOSFET has been proposed, and its electrical qualities have been investigated with the assistance of (3D) recreations for numerical results. What's more, poly-Si entryways have been superseded by the metal doors when the gadget estimation has been scaled down to nanometer. The displacing with metal entryways is an immediate consequence of the effect of poly-Si door exhaustion with high-k entryway dielectrics and  $V_{th}$  fluctuations of slender body gadgets.

In this paper, the metal entryway work towards the gadget execution has been inquired about and the reproduced yields were plotted for different metal work capacity esteems. In spite of the fact that, the presentation can be assessed for dielectrics with high k esteems as entryway oxide material. The work basically considers the focal potential favorable circumstances offered by the DMDG JNL MOSFET by using the estimate of illustrative methods. The investigative model is made using two-dimensional course of action of Poisson condition. The models that had been fused into these reenactments were Auger recombination and Shockley-Read-Hall recombination models. This paper is sorted as: Section II exhibits a deduction model of this work. Area III holds the outcomes and exchange and segment IV contains finishes of this work.

## II. MODEL DERIVATION

The DMDGJNL MOSFET and its directions is appeared in figure1. The entryways with various kind of metals M1 and M2 called the control door and Shield entryway. The source side metal work (M1) is lower than the channel side entryway metal (M2). The length L1 and L2 speak to the length of the entryway close to source side (M1) and shield door close to deplete area (M2).

Revised Manuscript Received on October 30, 2019.

\* Correspondence Author

**S.Darwin\***, Assistant Professor, Department of ECE, Dr. Sivanthi Aditanar College of Engineering, Tiruchendur, Tamilnadu, India, darwin.me11@gmail.com


**Dr.T.S.Arun Samuel**, Associate Professor, Department of ECE, National Engineering College, Kovilpatti, Tamilnadu, India, arunsamuel2002@gmail.com

**Dr.E.Muthu Kumaran**, Assistant Professor, Department of ECE, Dr.B.R.Ambedkar Institute of Technology, Port Blair, Andaman & Nicobar Islands, India, reachemk@gmail.com

**Dr. J. Deny**, Associate Professor, Department of ECE, Kalasalingam Academy of Research and Education, Tamilnadu, India, Prof.j.deny@gmail.com

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

Dismissing the effect of the charges which is fixed in the oxide district on the electrostatics of the channel, the channel is believed to be totally depleted in the system of subthreshold. The whole utilization charge is totally overwhelmed by the door with this presumption.



**Fig. 1 Schematic view of DMGJNL-MOSFET**

### A. Central Potential

The 2D Poisson's equation of DMGJNL MOSFET is

$$\frac{\partial^2 \phi(x, y)}{\partial x^2} + \frac{\partial^2 \phi(x, y)}{\partial y^2} = \frac{qN_d}{\epsilon_{si}} \quad (1)$$

Where  $q$  is the electronic charge,  $N_d$  is the donor concentration of the semiconductor,  $\epsilon_{si}$  is the permittivity of the silicon body respectively.

The 2D channel potential using a parabolic potential method [15] can be expressed as

$$\phi(x, y) = A_1x + A_2(x)y + A_3(x)y^2 \quad (2)$$

The electrostatic potential under metal gate M1 and M2 with different work functions are

$$\phi_1(x, y) = A_{11}(x) + A_{21}(x)y + A_{31}(x)y^2; \quad 0 \leq x \leq L_1 \quad (3)$$

$$\phi_2(x, y) = A_{12}(x) + A_{22}(x)y + A_{32}(x)y^2; \quad L_1 \leq x \leq L_1 + L_2 \quad (4)$$

The channel boundary conditions are

(i) The symmetry nature of the potential in the silicon channel along  $y$  direction, the field (electric) at  $y=0$  must be zero under the gate M1.

$$\frac{\partial \phi_1(x, y)}{\partial y} \Big|_{y=0} = 0; \quad (5)$$

(ii) Under gate M1, the junction point between top/bottom gate oxide and channel electric flux is continuous

$$\frac{\partial \phi_1(x, y)}{\partial y} \Big|_{y=t_{si}/2} = \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{\phi_{sp1}(x) - (V_{gs} - V_{fb1})}{t_{ox}} \quad (6)$$

(iii) The central potential  $\phi_{cen1}(x)$  is the function of

$$\phi_{cen1}(x) = \phi_1(x, 0) \quad (7)$$

Where  $t_{si}$  is the silicon film thickness,  $t_{ox}$  is the gate oxide thickness,  $\epsilon_{ox}$  is the relative permittivity of silicon dioxide,  $\phi_{sp1}(x)$  is the surface potential of silicon channel.

$$\phi_{sp1}(x) = \phi_1(x, y) \Big|_{y=t_{si}/2} = A_{11}(x) + A_{21}(x) \frac{t_{si}}{2} + A_{31}(x) \frac{t_{si}^2}{4} \quad (8)$$

Under metal gate M1, the channel flat band voltage is denoted by  $V_{fb1}$ ,

$$V_{fb1} = \phi_{ms1} - \phi_{silicon} \quad (9)$$

$$\phi_{silicon} = \chi + \frac{E_g}{2} - V_t \cdot \log\left(\frac{N_d}{n_i}\right) \quad (10)$$

Where  $\chi$  is the electron affinity,  $\phi_{m1}$  is the metal gate M1 work function,  $\phi_{silicon}$  is the work function of silicon, silicon band gap  $E_g$ ,  $n_i$  is the intrinsic concentration of carriers and  $V_t$  is the Voltage due to temperature (thermal).

The values of  $A_{11}(x)$ ,  $A_{21}(x)$  and  $A_{31}(x)$  are obtained from the boundary conditions (5) – (7) in equation (3).

$$A_{11}(x) = \phi_{cen1}(x) \quad (11)$$

$$A_{21}(x) = 0 \quad (12)$$

$$A_{31}(x) = -\frac{\epsilon_{ox}}{\epsilon_{si}} \frac{\phi_{sp1}(x) - (V_{gs} - V_{fb1})}{t_{ox}} \quad (13)$$

The 2D channel potential

$$\phi_1(x, y) = \phi_{cen1}(x) - \frac{\epsilon_{ox}}{\epsilon_{si} t_{si}} \frac{\phi_{sp1}(x) - (V_{gs} - V_{fb1})}{t_{ox}} \cdot y^2 \quad (14)$$

$$\phi_{sp1}(x) = \frac{4\phi_{cen1}(x)\epsilon_{si}t_{ox} + t_{si}\epsilon_{ox}(V_{gs} - V_{fb1})}{4\epsilon_{si}t_{ox} + t_{si}\epsilon_{ox}} \quad (15)$$

Substituting the equations (14) & (15) in equation (1)

The semi 2D scaling equation for JL DMG MOSFET

$$\frac{\partial^2 \phi_{cen1}(x)}{\partial x^2} - \frac{1}{\lambda^2} (\phi_{cen1}(x) - \phi_{c1}) = 0 \quad (16)$$

Where  $\lambda$  is the scale length and under the metal gate M1,  $\phi_{c1}$  is the long channel potential for centre.

$$\frac{1}{\lambda^2} = \frac{8\epsilon_{ox}}{4t_{si}\epsilon_{si}t_{ox} + \epsilon_{ox}t_{si}^2} \quad (17)$$

$$\phi_{c1} = V_{gs} - \omega_1 \quad (18)$$

$$\omega_1 = V_{fb1} + \frac{qN_d t_{si} t_{ox}}{2\epsilon_{ox}} + \frac{qN_d t_{si}^2}{8\epsilon_{si}} \quad (19)$$

By differential condition equation (2)

$$\phi(x, y=0) = \phi_{cen1}(x) = i_1 e^{\frac{1}{\lambda}x} + j_1 e^{-\frac{1}{\lambda}x} + \psi_{c1}; \quad 0 \leq x \leq L_1 \quad (20)$$

$$\phi(x, y=0) = \phi_{cen1}(x) = i_2 e^{\frac{1}{\lambda}x} + j_2 e^{-\frac{1}{\lambda}x} + \psi_{c2}; \quad L_1 \leq x \leq L_1 + L_2 \quad (21)$$

From the following boundary conditions the values of  $i_1$ ,  $j_1$ ,  $i_2$ ,  $j_2$  are found out.

1. Zero electrostatic potential at source end

$$\phi_{cen1}(x=0) = 0 \quad (22)$$

2. At the junction of two dissimilar gate material the potential is in the form of continuous nature

$$\phi_{cen1}(x=L_1) = \phi_{cen2}(x=L_1) \quad (23)$$

3. At the junction of two different material gates the electric flux is continuous

$$\frac{d\phi_{c1}(x)}{dx} \Big|_{x=L_1} = \frac{d\phi_{c2}(x)}{dx} \Big|_{x=L_1} \quad (24)$$

4. At the drain end  $V_{ds}$  the potential is

$$\phi_{c2}(x) \Big|_{x=L_1+L_2} = V_{ds} \quad (25)$$

The coefficients of  $i_1$ ,  $j_1$ ,  $i_2$ ,  $j_2$  can be expressed as

$$i_1 = \frac{e^{-\frac{L}{\lambda}} \phi_{cen1} + V_{ds} - \phi_{cen2} + (\phi_{cen2} - \phi_{cen1}) \cosh\left(\frac{L_2}{\lambda}\right)}{2 \sinh\left(\frac{L}{\lambda}\right)} \quad (26)$$

$$i_2 = \frac{e^{-\frac{L}{\lambda}} \phi_{cen1} - V_{ds} - \phi_{cen2} + (\phi_{cen2} - \phi_{cen1}) \cosh\left(\frac{L_2}{\lambda}\right) e^{-\frac{L}{\lambda}}}{2 \sinh\left(\frac{L}{\lambda}\right)} \quad (27)$$

$$j_1 = \frac{e^{-\frac{L}{\lambda}} \phi_{\text{cen1}} - V_{\text{ds}} + \phi_{\text{cen2}} - (\phi_{\text{cen2}} - \phi_{\text{cen1}}) \cosh\left(\frac{L_2}{\lambda}\right)}{2 \sinh\left(\frac{L}{\lambda}\right)} \quad (28)$$

$$j_2 = \frac{e^{-\frac{L}{\lambda}} \phi_{\text{cen1}} - V_{\text{ds}} + \phi_{\text{cen2}} - (\phi_{\text{cen2}} - \phi_{\text{cen1}}) \cosh\left(\frac{L_2}{\lambda}\right) e^{\frac{L}{\lambda}}}{2 \sinh\left(\frac{L}{\lambda}\right)} \quad (29)$$

## B. Electric Field


If we differentiate the central potential the required electric field distribution for the device is obtained. The electric field can be expressed as

$$E_{\text{cen1}}(x) = -\frac{d\phi_{\text{cen1}}(x)}{dx} = -\frac{1}{\lambda} (i_1 e^{\frac{1}{\lambda}x} - j_1 e^{-\frac{1}{\lambda}x}); 0 \leq x \leq L_1 \quad (30)$$

$$E_{\text{cen2}}(x) = -\frac{d\phi_{\text{cen2}}(x)}{dx} = -\frac{1}{\lambda} (i_2 e^{\frac{1}{\lambda}x} - j_2 e^{-\frac{1}{\lambda}x}); L_1 \leq x \leq L_1 + L_2 \quad (31)$$


## III. RESULTS AND DISCUSSIONS

To check the exactness of the scientific model, 2D device simulations have been performed by TCAD Sentaurus tool. The DMDGJNL MOSFET analytical model has been evaluated with software simulation results.



**Fig.2 Potential profiles of DMDGJNL MOSFET of channel length  $L_1=30\text{nm}$  and  $L_2=60\text{nm}$  with different gate voltages.**


The Figure 2. Demonstrate the central potential profile for various gate voltages for DMDGJNL MOSFET with various length ratios of gate ( $L_1:L_2=1:2$ ). In the figure 2 there is a step central potential for JL DMDG MOSFET with high work function for metal M1 the minimum channel central potential occurs beneath M1 and there are no such variation in case of electrostatic potential under the material (M2) for a drain side bias. In view of the fact that, top gate material (M2) with less work function value, prevents the variation arise due to drain voltage caused by (DIBL) and reduce SCE's.



**Fig. 3 potential for various metal work functions of M1 and M2**


Figure 3 depict the calculated electrostatic potential of various metal work function values for  $\phi_{\text{m1}}, \phi_{\text{m2}}$ . It is evident from the figure that junctionless transistors are faster to achieve the full depletion comparable to that of junction transistors at the same work function.

Figure 4 represents the changes in the lateral field (electric) distribution of DMDGJNL MOSFET of channel length ratio 2:1 for different metal work function values. The electric field is present on the device at any drain voltage



**Fig.4 Electric field characteristics of DMDGJNL-MOSFET for channel length  $L_1=30\text{nm}$  and  $L_2=60\text{nm}$  with different metal work functions**

Figure 5 plotted the central electric field for various drain voltages  $V_{\text{ds}}$ . The DMG structure having metal M2 (low work function) can adequately preclude the base focal potential from being dragged by expanding channel varies 0.1 V to 0.6 V. Subsequently, the potential below M2 is prepared to ingest the electric field initiated by the change in drain bias and attainably control the DIBL.



**Fig.5 Electric field characteristics of DMGJNL MOSFET with different  $V_{DS}$  voltages**

## IV. CONCLUSION

In this paper we evaluated the DMGJNL MOSFET structure based on analytical and simulation results. The analytical model depends on 2D- Poisson's condition solved using a parabolic approximation.

The investigative articulations of central potential and electric field (lateral) are inferred. Further, different metal gate work function combinations have been proposed to evaluate the electrostatic potential and electric field of JLDMDG MOSFET. We noted that the metal gates reduced the short channel effects also perfectly work with high-k gate dielectrics compared to poly-Si gate.

## REFERENCES

1. Jean-Pierre Colinge, Chi-Woo Lee, Aryan Afzalian, Nima Dehdashti Akhavan, Ran Yan, Isabelle Ferain, Pedram Razavi, Brendan O'Neill, Alan Blake, Mary White, Anne-Marie Kelleher, Brendan McCarthy and Richard Murphy. 2010. Nanowire transistors without junctions. *Nature Nanotechnology*. 5, 3 (Feb. 2010).
2. Barraud, S., Berthomé, M., Coquand, R., Cassé, M., Ernst, T., Samson, M.P., Perreau, P., Bourdelle, K.K., Faynot, O. and Poiroux, T. 2012. Scaling of trigate junctionless nanowire MOSFET with gate length down to 13 nm. *IEEE Electron Device Letters*. 33, 9 (Sept. 2012).
3. Lee, C.W., Afzalian, A., Akhavan, N.D., Yan, R., Ferain, I. and Colinge, J.P. 2009. Junctionless multigate field-effect transistor. *Applied Physics Letters*. 94, 5 (Jan. 2009).
4. Xi Liu, Meile Wu, Xiaoshi Jin, Rongyan Chuai and Jong-Ho Lee. 2014. Simulation study on deep nanoscale short channel junctionless SOI FinFETs with triple-gate or double gate structures. *Journal of Computational Electronics*. 13, 2 (Feb. 2014).
5. Xiaoshi Jin, Xi Liu, Meile Wu, Rongyan Chuai, Jung-Hee Lee and Jong-Ho Lee. 2012. Modelling of the nanoscale channel length effect on the subthreshold characteristics of junctionless field-effect transistors with a symmetric double-gate structure. *Journal of Physics D Applied Physics*. 45, 37 (Aug. 2012).
6. Jean-Michel Sallese, Nicolas Chevallion, Christophe Lallement, Benjamin Iniguez and Fabien Pregaldiny. 2011. Charge-based modeling of junctionless double-gate field-effect transistors. *IEEE Transaction Electron Devices*. 58, 8 (Jun. 2011).
7. Yongbo Chen, Michael Jo, Mohamed Mohamed and Ruimin Xu. 2014. Monte Carlo analysis of dynamic characteristics and high frequency noise performances of nanoscale double-gate MOSFET's. *International Journal of Numerical Modelling*. 27, 1 (Mar. 2014).
8. Rios, R., Cappellani, A., Armstrong, M., Budrevich, A., Gomez, H., Pai, R., Rahhal-Orabi, N and Kuhn, K. 2011. Comparison of junctionless and conventional tri-gate transistors with down to 26 nm. *IEEE Electron Device Letter*. 32, 9 (Jul. 2011).

9. Rodrigo Trevisoli Doria, Marcelo Antonio Pavanello, Renan Doria Trevisoli, Michelly de Souza, Chi-Woo Lee and Isabelle Ferain. 2011. Junctionless multiple-gate transistors for analog applications. *IEEE Transaction on Electron Devices*. 58, 8 (Jun. 2011).

## AUTHORS PROFILE



**Darwin S** received B.E degree in Electronics and Communication Engineering from Anna University (2007) and M.E degree in VLSI Design from Anna University, India (2011). He is currently working towards the Ph.D degree under Anna University with semiconductor device modeling as the area of specialization. His research interest includes modeling and simulation of multigate junction less transistors file which contains their education details, their publications, research work, membership, achievements, with photo that will be maximum 200-400 words.



**T.S. Arun Samuel** received his Bachelors of Engineering degree from the department of Electronics and Communication from Madurai Kamaraj University, Madurai, India and Master's Degree in Computer and Communication from Anna University, Chennai in 2004 and 2006 respectively. He has obtained his Ph.D degree in nanoelectronics at Anna University, India. From 2006 to 2011, he worked as a lecturer in Francis Xavier Engineering College, Tirunelveli, Tamilnadu, India. Currently he is a Associate Professor in National Engineering College, Kovilpatti, India. He has published more than 25 research papers as sole author in the field of device modeling and simulation. His research interests include Multi gate transistors and Tunnel Field effect Transistors.



**Dr. E. Muthu Kumaran**, received his Bachelors, Masters and Ph.D Degrees in Electronics and Communication Engineering from Anna University, Chennai in 2005, 2008 and 2015 respectively. He is having more than 14 years of teaching and research experience worked in various engineering colleges and universities. Currently he is an Assistant Professor in Dr. B.R. Ambedkar Institute of Technology, Port Blair, Andaman and Nicobar Islands, India. He has undertaken various funded major research projects and published more than 10 research papers in International and national journals. His research interests include Medical Electronics, Bio Inspired Algorithms, IoT, Instrumentation and VLSI. profile which contains their education details, their publications, research work, membership, achievements, with photo that will be maximum 200-400 words.



**Dr. J. Deny** received the B.E. degree in electronics and communication engineering from Anna University, in 2010, the M.Tech. degree in digital communication and networks from the Kalasalingam Academy of Research and Education, in 2012, and the Ph.D. degree in image processing and network security from the Bharath Institute of Higher Education and Research, in 2017. He is currently an IEDC Coordinator/Associate Professor with the Department of ECE, Kalasalingam Academy of Research and Education. He has published more than 50 research papers in various international conferences/international journals indexed in Scopus, SCI, and Web of Science. His research interests include image processing, network security, and innovation techniques in entrepreneurship. He was a member of IAENG, IACSIT, SDIWC, IAEME, CSTA, ACM, ISEEE, and IAAM. He has been serving as an Editorial and Reviewer Board Member of more than 30 reputed journals.