

Design and Implementation of High Speed 16-Bit Approximate Multiplier

M.V.S. Ram Prasad, B. Suribabu Naick, Zaamin Zainuddin Aarif

Abstract: A multiplier extensively impact on the postpone and strength intake of an arithmetic processor. The accurate results are not usually required in many packages, like records processing and virtual signal processing (DSP). Therefore, the layout of multipliers is in particular centered on speed and power consumption. These parameters are specially finished by way of approximate multipliers. In this paper a new 16 bit approximate multiplier is designed. The partial merchandise of the proposed multiplier are revised and re organized to introduce varying probability phrases. The complexities of the addition of those partial merchandise are reduced based at the possibility. Synthesis results show that the proposed multiplier achieves higher velocity and power consumption in comparison to the preceding precise multiplier.

Keywords: Approximate computing, Compressors, multiplier

I. INTRODUCTION

Arithmetic gadgets including adders and multipliers are important circuits in a logic circuit. The delay of the circuits and energy dissipation will substantially affect the performance of a processor. In many programs like multimedia, sign processing and records mining where precise computing units aren't always essential. There we can use approximate computing. Approximate mathematics circuits may also play a primary role for lowering hardware complexity, power and velocity in digital structures that can resilient a few loss of accuracy. Approximate mathematics units permit a low correct and those can lessen the vital course of the circuit. Since most approximate designs leverage simplified good judgment, they tend to have a reduced power intake and vicinity overhead.

Accuracy is the predominant requirement in all mathematics circuits. Multiplication is the basic mathematics operation for lots virtual signal processing (DSP) algorithms. The approximation of a multiplier achieves an effective technique to reap lesser vicinity. Approximate computing is a computation that offers inexact end result instead of an actual result, for a few packages wherein an approximate end result is sufficient for a purpose. One instance for that situation is a seek engine wherein no actual end result may also exist for a selected search query. Approximation strategies in multipliers based totally on addition of partial products, which consumes greater energy intake. Previous designs on

good judgment complexity reduction awareness on application of approximate adders and compressors to the partial products. In this quick, the partial products are altered to introduce terms with specific possibilities. Probability statistics of the altered partial merchandise are located, that's accompanied by means of systematic approximation. However, traditional mathematics circuits that perform specific operations are encountering difficulties in overall performance development.

II. OVERVIEW OF MULTIPLIER

A multiplier appreciably affects the velocity and power intake in a processor. Exact effects are not constantly required in several calculations, for instance, those for order and acknowledgment in statistics processing and Digital Signal Processing (DSP). In this way, multiplier systems are focused on rapid, low location and coffee energy. These parameters are achieved by inexact multipliers. By and big, inexact processing has a crucial consideration as a rising gadget to control usage. In this paper some other sixteen bit approximate multiplier is designed. The in specific results of the multiplier are adjusted to provide fluctuating likelihood terms. Rationale intricacy of estimate is shifted for the gathering of modified fractional gadgets dependent on their chance. Multiplication is a mathematical operation that performs addition of an integer to itself through multiple instances. A number (multiplicand) is brought by wide variety of times as followed by means of any other quantity (multiplier) to form a end result (product). Multipliers play an major position in today's digital sign processing and various other programs. Multiplier design ought to provide high pace and coffee strength consumption. Multiplication entails specially three steps.

- Partial product generation
- Partial product reduction
- Final addition

2.1Dadda Multiplier

The Dadda multiplier turned into evolved by way of the scientist Luigi Dadda in 1965. Its seems like same as the Wallace tree multiplier however barely quicker and required much less place. Dadda Multiplier become defined in 3 steps multiply the each bit of one argument with the every and every bit of other argument and keeps until all arguments are accelerated.

- Reducing the generated partial products into layers
- Arrange the generated bring about two values, and collect them with an adder

An 8*eight Dadda multiplier is designed. Instead of using simple full adders and half of adder for the layout of a multiplier we introduce compressors which could lessen the area and energy consumption as compared with the previous adders which are used within the multiplication method.



Manuscript published on 28 February 2019.

*Correspondence Author(s)

M.V.S. Ram Prasad, Department. of ECE, GITAM (Deemed to be university), Visakhapatnam, Andhra Pradesh, India.

Dr.B.Suribabu Naick, Department of ECE, GITAM (Deemed to be university), Visakhapatnam, Andhra Pradesh, India.

Zaamin Zainuddin Aarif, Department. of ECE, GITAM (Deemed to be university), Visakhapatnam, Andhra Pradesh, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

2.2 Approximate multiplier

2.2.1 Approximation in generating partial products:

The under designed multiplier (UDM) uses an approximate 2x2 bit multiplier designs obtained by altering the partial products of its function. In the approximation computing, the exact result “1001” for the multiplication of “11” and “11” is expressed as “111” to save one output bit. Assuming the value of each input bit is similar. Higher bit multipliers can be designed by using the 2x2 bit multiplier. This multiplier allows an error when generating partial products.

2.2.2 Approximation in the partial product tree:

A broken array multiplier (BAM) is used for the addition of the partial products with high speed. The BAM operates on high speed because of the usage of some carry-save adders which are used in array multipliers in both the directions. The error tolerant multiplier (ETM) is split into a two types of multiplication for the MSB’s and LSB’s. A NOR gate based control block is required for the two conditions:

- i) If the result of the MSBs is zero, at that point the augmentation segment is enacted to duplicate the LSBs without any approximation, and
- ii) If the result of the MSBs is one, the non-increase area is utilized as an inexact multiplier to process the LSBs, while the augmentation segment is enacted to duplicate the MSBs

A power and territory productive surmised Wallace tree multiplier (AWTM) is planned. A n-bit AWTM is actualized by four n/2-bit sub-multipliers, and the most huge n/2-bit sub-multiplier is additionally executed by four n/4-bit sub-multipliers. The AWTM is arranged into four unique modes by the quantity of surmised n/4-bit sub-multipliers in the most huge n/2-bit sub-multiplier. The estimated halfway items are then amassed by a Wallace tree.

2.2.3 Partial Product Accumulation:

The approximate adders are used for the addition of the partial products. With the usage of those approximate adders there may be a cause of less accuracy. These can gain the excessive pace and low power consumption through the usage of those newly proposed approximate adders. The essential course is reduced and the postpone of the adders could be very much less as compared to the previous adders and the brand new n-bit adders will technique the statistics in parallel.


2.2.4 4 to 2 Compressor Design

The 4-2 Compressor layout has 5 inputs A, B, C, D and Cin to get three outputs as Sum, Carry and Carry out. The four inputs A, B, C and D and the output Sum are having the same weight. The input Cin is the output from a previous least enormous bit compressor and the Cout output is for the compressor within the subsequent level.


TABLE I: Truth Table of 4-2 Compressor

Cin	X4	X3	X2	X1	Cout	Carry	sum
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1
0	0	0	1	1	1	0	0
0	0	1	0	0	0	0	1
0	0	1	0	1	1	0	0
0	0	1	1	0	1	0	0
0	0	1	1	1	1	0	1
0	1	0	0	0	0	0	1
0	1	0	0	1	0	1	0
0	1	0	1	0	0	1	0
0	1	0	1	1	1	0	1
0	1	1	0	0	0	1	0
0	1	1	0	1	1	0	1
0	1	1	1	0	1	0	1
0	1	1	1	1	1	1	0
1	0	0	0	0	0	0	1
1	0	0	0	1	0	1	0
1	0	0	1	0	0	1	0
1	0	0	1	1	1	0	1
1	0	1	0	0	0	1	0
1	0	1	0	1	1	0	1
1	0	1	1	0	1	0	1
1	0	1	1	1	1	1	0
1	1	0	0	0	0	1	0
1	1	0	0	1	0	1	1
1	1	0	1	0	0	1	1
1	1	0	1	1	1	1	0
1	1	1	0	0	0	1	1
1	1	1	0	1	1	1	0
1	1	1	1	0	1	1	0
1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1

The fundamental objective multi-operand bring-shop addition or parallel addition is to lessen the multi operands to two numbers consequently n-2 compressors are widely used in laptop mathematics. A n-2 blower is generally a streamlined circuit that diminishes n numbers to two numbers whilst legitimately recreated. The deliver bit from the state of affairs to the privilege is indicated as cin even as the deliver bit into the higher role is meant as cout. The essential shape of a four-2 blower is practiced with the aid of utilizing full-snake (FA) cells. The adjusted plan incorporates of 3 XOR-XNOR entryways, one XOR and 2-1 multiplexers are utilized.



(a)



(b)

Fig.1: (a) 4-2 Adder Compressor. (b) 4-2 Adder Compressor Implemented with Full Adders.

III. PROPOSED APPROXIMATE MULTIPLIERS

The layout of multiplier is in particular focusing at the reduction of the partial product switch may additionally lessen the region, postpone and strength consumption of the multiplier. In the approximate multiplier layout the adders are changed with Compressors to obtain the higher overall performance. With the usage of approximate compressors as opposed to using the exact compressors the circuit complexity of the multiplier is reduced. The proposed approximate multipliers are implemented with the half adder or complete adder is grouped to the following discount level. The MSB bits are used inside the approximation element and the LSB's are used inside the truncation part and those are brought within the next discount levels. The ultimate bits are applied to the partial product discount tree and these are used inside the subsequent addition system. Therefore a simplified multiplier designed with less wide variety of adders and these can produce the outputs at very high speed.




Fig. 2: Partial product reduction using truncation and the proposed approximate compressors for a multiplier.

With the usage of the approximate part and the truncation element the end result will obtained with less energy intake and with decreased hardware. With the use of correct compressors the bits will lessen the loss of accuracy.

The layout of the multiplier includes three ranges in those tiers the generation of the partial merchandise are the primary degree and the reduction of the partial merchandise will takes place in the 2nd degree and inside the 1/3 degree the final addition is accomplished. The generation of the partial products and the addition of the partial products may be finished efficaciously with using the approximate compressors and those can lessen the strength intake.

In the proposed multiplier the possibility of the partial products $a_{m,n}$ are obtained from the stastical factor of view. If there are more wide variety of partial products $a_{m,n}$ and $a_{n,m}$ are mixed to shape propagate and generate signals. The partial merchandise are obtained from the altered partial products are $p_{m,n}$ and $g_{m,n}$. The partial merchandise $a_{m,n}$ and $a_{n,m}$ are changed with the generate and propagate signals which might be generated from the altered partial products.

$$p_{m,n} = a_{m,n} + a_{n,m}$$

$$g_{m,n} = a_{m,n} \cdot a_{n,m}$$

The generate alerts from the altered partial products having the possibility of one is being 1/16, that's decrease than the chance of the partial merchandise generated by means of the $a_{m,n}$. The chance of the $a_{m,n}$ being one is 1/4. Hence the partial merchandise obtained from the altered partial products gain less energy intake. When we're making use of the approximation to the partial products they are able to acquire the higher overall performance. In the partial manufacturing

discount tree the OR gates are used in the accumulation stages and these can generate and propagate the outputs with the possibility of errors. The chance of mistakes is obtained by using the OR gates and these are used for the discount of generate and propagate alerts. When the number of propagate indicators are increasing the chance of mistakes also increases linearly. Hence the value of the error additionally will increase. To lessen the opportunity of mistakes the maximum number of bits are propagated the usage of or gates consequently the generate signals are reduced. The partial products are gathered with the possibility of generate and propagate indicators that are acquired from the altered partial products. In the buildup level the approximate 1/2 adder, complete adder and 4-2 compressors are used. With the usage of those approximate adders the bring bits will propagate faster and the approximate adders will generate outputs. Hence the sum and convey bits are once more accumulated to the following reduction level along side the truncated bits. With the reduction of the partial products the opportunity of error additionally decreased. The sum and convey bits are propagated by way of using the following equations

$$\text{Sum} = x1 + x2$$

$$\text{Carry} = x1 \cdot x2.$$

The approximate full adder the XOR gates are replaced with or gates to generate the sum. With the change of the whole adder operation there's an error incidence inside the last levels, this produces the difference among the authentic and approximate values.

$$W = (x1 + x2)$$

$$\text{Sum} = W \oplus x3$$

$$\text{Carry} = W \cdot x3.$$

In the approximate compressor design there ought to be 4 inputs and it will give 3 outputs. Here the 3 outputs are one in handiest one circumstance out of the all viable conditions. To remove this minimum errors distinction is calculated and it's miles given as one for the closing one feasible condition. Hence for this the sum computation can be modified and it is given in the following equation.

$$W1 = x1 \cdot x2$$

$$W2 = x3 \cdot x4$$

$$\text{Sum} = (x1 \oplus x2) + (x3 \oplus x4) + W1 \cdot W2$$

$$\text{Carry} = W1 + W2.$$

IV. RESULTS AND DISCUSSION

The sixteen bit approximate multiplier is designed via the usage of Verilog HDL language and synthesized the usage of XILINX tool.From the Xilinx, we get vicinity, put off, and dynamic and static power intake. The generated partial products are generated and compressed by means of the use of approximate half of adder, full adder and 4-2 compressor designs to form the final result. The proposed multiplier achieves the better performance as compared with the previous approximate multipliers.



Design and Implementation of High Speed 16-Bit Approximate Multiplier




Fig 3: Simulation result of the 16 bit approximate multiplier




Fig 4: RTL schematic of the 16 bit approximate multiplier.




Fig 5: Technology schematic of the 16 bit approximate multiplier.




Fig 6: Summary report of the 16 bit approximate multiplier.

V. CONCLUSION

An green 16 bit approximate multiplier is designed via the use of the altered partial merchandise which are generated via the use of the opportunity. Approximate adders are used to reduce the altered partial merchandise and decrease the partial merchandise the usage of partial production discount tree. With the use of approximate 1/2 adder, full adder and four-2 compressor the proposed multiplier achieves the higher pace in comparison to the previous multipliers. They also achieve the better precision while in comparison to the

preceding approximate multiplier designs. The proposed multipliers are extensively used within the packages with minimal loss in output best with less power consumption and location.

REFERENCES

1. J. Han and M. Orshansky."Approximate Computing: An Emerging Paradigm For Energy-Efficient Design." In approaches of the eighteenth IEEE European Test Symposium, Avignon, France, May 2013, pp.1-6.
2. J. Liang, J. Han and F. Lombardi."New measurements for the unwavering best of envisioned and probabilistic adders."IEEE Trans. PCs. Vol.Sixty two, no.9, pp.1760-1771, Sept. 2013.
3. Momeni, J. Han, P. Montuschi and F. Lombardi."Structure and Analysis of Approximate Compressors for Multiplication." IEEE Trans. PCs, vol.64, no.4, pp. 984-994, Apr. 2015.
4. C.H. Lin and I.C. Lin. "High exactness estimated multiplier with blunder treatment." In Proc. ICCD'thirteen: In the 2013 IEEE thirty first International Conference on Computer Design (ICCD). Asheville, NC, USA, Oct. 2013, pp. 33-38.
5. K. Bhardwaj, P.S. Maneand J. Henkel. "Power-and territory talented Approximate Wallace Tree Multiplier for blunder versatile frameworks." In Sym. ISQED'14: In fifteenth International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA. Blemish. 2014, pp. 263-269.
6. S. Narayanamoorthy, H.A. Moghaddam, Z. Liu, T. Park, N.S. Kim, "Vitality Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications." IEEE Trans. Large Scale Integration Systems (VLSI), vol.23, no.6, pp.1180-1184, Jun. 2015.
7. M.S. Lau, K.V. Ling and Y.C. Chu. "Vitality conscious probabilistic multiplier: shape and exam." In Proceedings of the 2009 typical assembly on Compilers, engineering, and amalgamation for inserted frameworks, Grenoble, France, Oct. 2009, pp.281-290.

AUTHORS PROFILE



M.V.S.Ramprasad received hisM.Tech from Andhra University College of engineering. His areas of interest are wireless communication and VLSI. At present he is working as an Assistant Professor in GITAM (Deemed to be university), Visakhapatnam, AP, India.



Dr. B. SuribabuNaickreceived his Ph.D from Andhra University college of engineering. His areas of interest are Signal processing, wireless communication and VLSI. At present he is working as an Assistant Professor in GITAM (Deemed to be university), Visakhapatnam, AP, India.



Zaamin Zainuddin Aarif, Pursuing B.Tech from GITAM (Deemed to be university). His areas of interest are wireless communication and VLSI. Visakhapatnam, AP, India.