Abstract: Controlling the speed of an induction motor through stator side is vital in industries. Multi motor speed control (MMD) is one of the inevitable needs in electrical companies like mills, crane etc. Individual converter is triggered by Field Programmable Gate Array (FPGA) with single digital controller is used to control the multi motor in this work. Due to this controller price and manual work have been reduced. Now a days, many controllers in need of digital execution. Electrical machines requires Sinusoidal Pulse Width Modulated (SPWM) converters for vary the speed. The generation of SPWM is done by using FPGA in this work.

Keywords: Multi motor drive, FPGA, SPWM.

I. INTRODUCTION

Automation is a vital issue of the factories in the earlier decades. This is very much needed in multi three phase induction motor drives [1]. When the input pulses are varied then the output voltage is also varied [2]. By producing the controlling input voltage of the motors using perfect pulses to the converter is the main task of the multi motor drive [3]. Xilinx software is used to produce the pulses using FPGA to attain the more precise control [4]. By the usage of the controller, the manual work and maintenance are trimmed down. SPWM inverters are producing harmonic less voltage at output which is used as an input of AC motor [5]. Set of pulses are developed by sinusoidal pulse width modulation. This paper deals with the reduction of Total Harmonic Distortion (THD) using proposed controller, further FPGA and its utilization also discussed.

II. SPWM TECHNIQUE

To produce the pulse width modulated pulses, three phase sine wave taken as the reference wave and triangular wave which has a higher frequency as carrier wave. The frequency of the triangular wave is higher than the reference wave. Pulse which is given to the switch is induced by comparing the reference signal and carrier signal. This comparison is done by comparator. For the multi motor drive set of pulses are developed using above mentioned technique.

By using the amplitude of reference and triangular wave the pulse is produced. These pulses are the reason to create output voltage of the inverter. The pulse width is varied by varying the voltage value of reference wave.

Modulation index (M_i) = \frac{V_{\text{Ref}}}{V_{\text{Car}}}

Where,
- \(V_{\text{Ref}}\) is the reference voltage
- \(V_{\text{Car}}\) is the carrier voltage

Equation 1 gives the Mi using voltages.

\[ M_f = \frac{f_{\text{sw}}}{f_1} \]  

Where,
- \(f_{\text{sw}}\) is the switching frequency
- \(f_1\) is the fundamental frequency

Equation (2) gives the relation between \(f_{\text{sw}}\) and \(f_1\) in the calculation of \(M_f\).

Revised Manuscript Received on March 08, 2019.

S.Rajasekaran, EEE, Vignana Bharathi Institute of Technology, Hyderabad, India
R.Anand, EEE, Aurora Technological and Research Institute, Hyderabad, India
P.Muthukumar, EEE, Prasad V. Potluri Siddhartha Institute of Technology, Vijayawada, India
Digital Controller based Multi motor drive using SPWM

Xilinx 12.1 is used in this work. The VHDL coding is generated in the above mentioned software. The integration capability of leading system is the special thing which is in Spartan-6. Spartan-6 XC6SLX25 has less price and larger volume requests. The equipment size is 17 x 17mm also it has 186 input output pins.

III. SPEED REGULATION OF MMD USING FPGA BY SPWM GENERATION

A. Port declaration

In the FPGA , pins P1 to p6 supplies pulses to Inverter 1. In case of changes required to resetting the data can be done in 8th pin. Like that way Inverter 2 receive PWM outputs of P1 to P4 pulses from the IC pin number 9 to 12 and supplies PWM out puts to unit 2 .The remaining two PWM outputs P5 and P6 for inverter 2 are supplied by pin numbers 28 and 29 pins respectively. To sense the signals for the feedback to precise controlling speed is done by the pins. The CAP pin 16 to is used catch the feedback signals for the perfect precise controlled output [6].

B. SPWM generation

As per the sine PWM concept, the sine PWM is generated by comparing three phase wave with triangular wave for each unit. The generated pulses are given to the inverter switches for the inverter 1 and 2 in each section simultaneously. The multi motors are getting controlled output voltage from the inverters. To get precise output speed feedback system helps through proximity sensor [7].

C. HardWare

The implemented system hardware setup with FPGA is shown in Figure 3.2. DC 600V is converted with the help of Voltage source power inverter and digital controller. The power device used in the converters is IGBT. The respective inverters take care of supplying corresponding controlled voltage /frequency supply to the two three phase AC supply for the two- three phase induction motors as declared by the key in the FPGA.

Fig. 5 Hard Ware Set Up

One set of developed SPWM signals from the digital controller is used to control inverter one’s six IGBTs. The next set of pulse are developed similar manner for the inverter 2. The phase voltage is launched by SPWM signals. At any instant of time, a set of three switches will be ON state, either one upper and two lower switches, or two upper and one lower switch. A dead time is created between switching off the upper and lower switches.

Fig. 6 Two Different speeds

D. Multi Motor Drive Control

Multi motor speed control is achieved by the inverter circuits having variable SPWM pulses. SPWM pulses are developed with set of VHDL coding for each units and fused on it [8]. By selecting the proper key in the digital controller the particular inverter and induction motor unit is selected. This key acts as the interfacing device for the FPGA.
By pressing the keys in the controller gives various SPWM pulses for the inverters [12]. i.e., by adjusting the key position the pulses are varied because of its simple digital interface [9], [10]. SPWM signals for various speeds of two induction motors are detailed in Figure 3.4. The inputs 1 010110 is dedicated for unit 1 and 010101 for inverter 2. The speed varies as 1396 rpm and 740 rpm as per the controlled signals is shown in Figure 3.3 [11].

Similarly, the second wave is for next induction motor which rotates the speed of 740 rpm with the frequency of 28 Hz.

In the Figure 3.4, the upper pulses are dedicated for high speed motor and lower pulses are for low speed motor. According to these pulse the V/f signals will vary.

The developed sine waves in the digital controller of FPGA are shown in Figure 3.5. In the two wave forms, the first wave form is for the speed of 1400 and the corresponding frequency obtained is 50 Hz.

The complete analysis is taken from results of SPWM based speed control drives for MMD gives the voltage per frequency ratio is nearly same in particular speed [13]. It is found that, using a single FPGA for controlling more number of units gives effective usage of FPGA and minimizing human requirement and reducing processing time.

In this work, speed controls of Multi motor drives are investigated for SPWM technique. FPGA Digital controller is helped to develop SPWM pulses for two set of inverters. Investigation has given the effect of FPGA in parallelism for multi drives. Reliability of FPGA is identified for speed control techniques. Further, investigations are noted for higher DC bus voltage utilization and device usages. The results by the SPWM technique are conferred for various conditions. From all the analysis it is found that, VTHD and ITHD in SPWM technique is less. This investigation gives consideration on SPWM technique in multi motor drive using digital controller.

### IV. RESULTS

Inverters 1 and 2 supplies controlled V/f to Induction motor 1 and 2 respectively from the corresponding controller pins signals from a single FPGA-Spartan -6. VTHD and ITHD values from the multi motor drive is listed in the Table I. Power switches creates Harmonics Distortion content in voltage and current are detailed in the table. From the results, it is found that the harmonics ranges for both the machines become nearly same for SPWM based speed control of MMD [13].

<table>
<thead>
<tr>
<th>SI NO</th>
<th>IM 1</th>
<th>IM 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>THD %</td>
<td>Inverter Efficiency % at no load</td>
</tr>
<tr>
<td>1.</td>
<td>4.9</td>
<td>5.1</td>
</tr>
</tbody>
</table>

### REFERENCES

3. S. Rajasekaran, Dr. V. Gopalakrishnan 2015 ‘Multi Motor Speed control using FPGA’ International Journal of Applied Engineering Research, ISSN:0973-4562,Vol.10, no. 64,pp. 149-156


