

II. LITERATURE REVIEW

[1]. Joseph et.al (2015) stated the model of Schmitt trigger is comprised of low voltage MOS transistor. The techniques used for implementation was named as dynamic threshold MOS (DTMOS) and multiple threshold MOS (MMTOS), variable threshold MOS (VMOS) and floating gate MOS (FTMOS). The circuits were designed in 180nm CMOS technology using TSMC for the conventional and the proposed circuits are stimulating at 0.5v. They investigated and compared to the performance of Schmitt trigger being hysteresis curve width, delay introduced, and dissipation of power for the inputs as well as supply voltages. After attaining their results various applications for every Schmitt triggers were suggested [13].

[2]. Parakundil et.al (2014) stated that the most difficult and the crucial task for the circuits is the reduction or the minimization of the power consumptions. As the order of portable devices is enhancing, so it is essential that these portable devices are designed with circuits consuming low power along with lesser dissipation of energy. The flip flops which are designed were both explicit and implicit. The circuits were diminishing of power consumption and the techniques to be applied in that circuit are MTCMOS and self tractable voltage level. The circuits which they designed were of 45 nm technology and the frequency taken was 1 GHz [12].

[3]. Dobriyal et.al (2012) stated that there is an important part played by the consumption of power in the integrated circuits and amongst the roadmaps of semi-conductors it is placed in the top of three challenges in international technology. They reported that the internal transitions are most of the powers were devoured by the timer allocation network and flip flop in the integrated circuits. They have described various techniques for the implementation of flip flops along with the clocking system in low power as they were also analyzed. On comparing various techniques they discovered and reported that the least power was consumed by CPSFF than CDMFF, CDFF and DEFF. They have reported and used a new technique CPSFF incorporating MTCMOS technique and thus which minimizes the power dissipation from 20% to 70% by the initial CPSFF. They also illustrated that for the creating a new clocking system into a new flip-flop two techniques can be incorporated easily being the double edge triggering and low vibrates clocking [9].

The advantages of CNTFET devices are that they are small in size, their transport is ballistic and their compatibility with the high k materials is good. The device exhibiting the aforementioned features and characteristics depicts excellent potential for being used in ultra high density as well as performance along with the low power designs [4]. The band shape of CNTFET which is one dimensional it reduces the backscattering, they also indicate ballistic transport characteristic features with extremely high speed operations [10]. As the holes and electrons their mobility is similar therefore the p type and n type transistors having same geometries exhibit similar current drive. Because of the aforementioned reasons the size and optimizations of the circuits is simpler [14].

III. CIRCUIT DESCRIPTION

A. CNTFET based Low Power Schmitt Trigger

Schmitt trigger is working as a comparator to differentiate the input signal with some patent to choose threshold values. In this conventional circuit, the input signal goes to high-rise than the patent to choose high threshold value, the output of that circuit is going to high. Comparably, input goes lower than patent to select lower threshold value or output is going to low. But the main aim to be regarded in this design is that the input is applied between two select threshold values, the output conserves its value because Schmitt trigger can perform dual action in the circuit. The design of VLSI system has pretty a restrict aspect due to leakage power consumption when CMOS technology is diminishing. The application of plotter technologies in power consumption circuits, leakage power reduced up to a substantial area. In this circuit to disconnect the powers condemn then the circuit is not handling in standby mode, leakage power enhance to neglible. But, below notable scaling circumstances planner device formation undergoes to a restriction of short channel effects (SEC). This construct the planner to moves towards three dimensional structures like CNTFET transistors based technology. Figure 2 recognize the diagram of CNTFET low power ST circuit.




Figure 2: CNTFET Low Power Schmitt Trigger Circuit

B. CNTFET Construct Low Power Schmitt Trigger Using MTCMOS Technique

The leakage power or current is required to be more diminished so different design has been implemented known as MTCMOS. As shown in figure 3 high Vt sleep transistor which are entrance of power supply and ground to the low Vt (Sleep Bar) results in diminish of the leakage power along with the embracing power dissipation in that circuit.






Figure 3: CMOS 4T ST using MTCMOS

This is constructing by integrated two sleep transistors in the CNTFET Schmitt trigger circuit. Yet, when the input sine wave is applied to that circuit then sleep signal becomes low than transistors with Sleep and Sleep bar input is high threshold voltages are used to turn ON inactive mode condition and connect to power supply (VDD) and ground to the low threshold voltage. Leakage current is cut OFF to the low V_t circuit in standby mode condition. The leakage of sub threshold in standby mode is diminished by high threshold transistors through undo the low threshold transistors from straight connection to (VDD) and (VSS). While the circuit gives high threshold V_t is turned ON causing low threshold V_t to be implemented in active mode condition. This type of implementation is shows extremely changed parameters as adorn in simulation results. Figure 3 represents CMOS based 4T Schmitt Trigger using MTCMOS technique as shown. Transistor P1 is a sleep transistor and transistor N4 is sleep bar transistor. These two transistors provide by MTCMOS technique and rest of the part is conventional 4T Schmitt trigger circuit. Transistor P1 is attached to the virtual VDD of conventional 4T Schmitt trigger and transistor N4 is connected to virtual GND. When low input signal is applied in proposed circuit sleep transistor P1 is OFF condition and sleep bar transistor N4 is ON means working condition. Alternately, high input signal is claim in circuit P1 is ON and transistor N4 is OFF (standby) condition.




Figure 4: CNTFET 4T Schmitt Trigger Using MTCMOS

Figure 4 represents CNTFET based 4T Schmitt trigger using MTCMOS technique. We have to replace CMOS transistors by CNTFET transistors because it can work in nanometric condition and reduced sizes of the circuit and reduced power consumption as compare to CMOS circuit.

IV. SIMULATION AND RESULTS

The proposed 4T Schmitt trigger circuits were simulated using SPICE tools in 32nm technology and their transient analysis or hysteresis curve waveform is acquired at 1v power supply. Figure 5 represents the simulation waveform of CMOS based Schmitt trigger employ MTCMOS technique.




Figure 5: Simulated Waveform of CMOS Schmitt Trigger Operate MTCMOS Technique

In case of figure 6 illustrate hysteresis curve waveform of CMOS Schmitt Trigger using MTCMOS Technique. When we operate MTCMOS Technique in CMOS build Schmitt Trigger to obtain hysteresis loss is 21mV.




Figure 6: Hysteresis Curve Waveform of CMOS Schmitt Trigger Operate MTCMOS Technique

Similarly, figure 7 represents simulated waveform of CNTFET based Schmitt Trigger use of MTCMOS Technique. In case of figure 7 clearly seen to better waveform result in comparisons of CMOS waveform.



Hysteresis loss	360mV	130mV	21mV	17mV
Delay	65.93nS	62.31nS	66.34nS	65.21nS




Figure 7: Simulated Waveform of CNTFET Schmitt Trigger Operate MTCMOS Technique

Finally, figure 8 illustrate the waveform of hysteresis curve of CNTFET based Schmitt Trigger using MTCMOS Technique. Operate MTCMOS Technique in CNTFET form Schmitt Trigger to get minimum hysteresis loss is 17mV.




Figure 8: Hysteresis Curve Waveform of CNTFET Schmitt Trigger Operate MTCMOS Technique

Table 1 Represent a Relative Analysis of Both CMOS and CNTFET Schmitt Trigger Using MTCMOS Technique.

Performance Parameters	CMOS based ST	CNTFET based ST	CMOS based ST using MTCMOS	CNTFET based ST using MTCMOS
Technology	32nm	32nm	32nm	32nm
Supply Voltage	1V	1V	1V	1V
Leakage Power	149.82pW	107pW	10.36pW	2pW
Leakage Current	149.82pA	107pA	10.36pA	2pA

V. CONCLUSION

Proposed work to be analyzed MTCMOS technique to diminish leakage power, leakage current and hysteresis loss in CNTFET based Schmitt trigger circuit over CMOS based circuit. This power reduction technique provides diminish standby leakage, without any remarkable results on the structure performance. As a result of superior gadget quality of CNTFET based Schmitt trigger in low voltage operation. These power reduction technique is becomes a most favorable for lower VDD operation in CNTFET technology. A relative analysis of CMOS as well as CNTFET to diminish leakage power, leakage current and hysteresis loss in proposed circuit perform in standby mode. MTCMOS technique to be applied in proposed circuit to get quick operation speed to apply low power supply voltage.

Proposed circuits are design and simulated using SPICE tool in 32nm technology at 1V. Power consumption in CNTFET based Schmitt trigger using MTCMOS technique is 2pW and hysteresis loss is 17mV. Propagation delay in Schmitt trigger based CNTFET technology using MTCMOS technique is little bit more than conventional circuit is 65.21nS but the vital concept of this proposed work to diminish power consumption and better efficiency of that circuit. So that CNTFET Schmitt triggers using MTCMOS technique get better results in comparison of other conventional circuits.

REFERENCES

- Zhenhua Wang, "CMOS Adjustable Schmitt Triggers", IEEE Transactions on Instrumentation and measurement, vol. 40, no. 3, pp. 601-605, June 1991
- B.L. Dokic, "CMOS Schmitt triggers", IEEE Proceedings – Electronic Circuits and Systems, vol.131, no. 5, pp.197-202, 1984..
- ZhigeZou et al, "A Novel Schmitt Trigger with Low Temperature Coefficient", IEEE Asia pacific conference on Circuits and Systems, 978-1-4244-2342-2/08/\$25.00, pp. 1398-1401, 2008.
- S. Lin, Y. Kim, F. Lombardi, "CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits", IEEE Transactions on Nanotechnology, vol. 10, no. 2, pp.217-225, March 2011.
- Y. B. Kim, "Integrated Circuit Design Based on Carbon Nanotube Field Effect Transistor," Trans. Electr. Electron. Mater. vol. 12, no. 5, pp. 175-188, October 2011.
- Yogesh Giri Goswami, Nikhil Saxena, "Determination of Various Performances Parameter using CMOS and CNT Via 4T Schmitt Trigger", International Journal of Innovative Science and Research Technology, vol. 3, no. 6, ISSN 2456-2165, June 2018.
- Swati Kundra, PriyankaSoni, "Low power Schmitt trigger", Innovative systems design and engineering, ISSN 2222- 1727 (Paper) ISSN 2222-2871 (Online) vol.3, no. 2, 2012.
- Haroon Rashid et al, "Design of a Low Voltage Schmitt Trigger in 0.18 um CMOS Process with Tunable Hysteresis", Modern Applied Science; vol. 7, no. 4, ISSN 1913-1844 E-ISSN 1913-1852, 2013.
- Paanshul Dobriyal, Karna Sharma, Manan Sethi, Geetanjali Sharma, "A High



**DESIGN & OPTIMIZATION OF CNTFET BASED LOW POWER SCHMITT TRIGGER USING MTCMOS
TECHNIQUE**

**International Journal of Innovative Technology and Exploring Engineering (IJITEE)
ISSN: 2278-3075, Volume-8, Issue-6S3, April 2019**

Performance D-Flip Flop Design with Low Power Clocking
System using MTCMOS Technique”, 3rd IEEE International
Advance Computing Conference (IACC),

- vol. 3, no.1, pp. 1524-1528, 2013.
10. M. H. Moaiyeri, K. Navi, O. Hashemipour, R. F. Mirzaee, Akbar Doostaregan, "A Universal method for designing low-power CNTFET based multiple-valued logic circuits ", IET Computers & Digital Techniques, vol.7, no. 4, pp. 167-181, July 2013.
 11. M. D'Alessio, M. Ottavi, and F. Lombardi, "Design of a Nanometric CMOS Memory Cell for Hardening to a Single Event with a Multiple-Node Upset," IEEE Trans. Device Mater. Rel., vol. 14, no. 1, pp. 127-132, March 2014.
 12. Liaqat Moideen Parakundil, N. Saraswath, "Low Power Pulse Triggered D-Flip Flops Using MTCMOS and Self-Controllable Voltage Level Circuit", IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), ISBN No. 978-14799-3914-5/14/\$31.00, pp. 517-521, May 2014.
 13. Jomole Susan Joseph, Richa Shukla, Vandana Niranjana, "Performance Evaluation of Low Voltage Schmitt Triggers using Variable Threshold Techniques", 4th International Conference on Reliability, Infocom Technologies and Optimization (ICRITO), pp. 1-5, September 2015.
 14. Pawan Sharma, Saurabh Khandelwal, Shyam Akashe, "Design & Optimization of FinFET based Schmitt Trigger using Leakage Reduction Techniques", Fifth International Conference on Advanced Computing & Communication Technologies, DOI 10.1109/ACCT.2015.86. vol. 31, no. 5, pp. 1631-1652, October 2015.
 15. Meenali Janveja, Anum Khan, Vandana Niranjana, "Performance Evaluation of Sub threshold Schmitt Trigger Using Body Bias Techniques", International Conference on Computational Techniques in Information and Communication Technologies (ICCTICT), pp. 486-489, 2016.
 16. Majid Moghaddam, Mohammad Hossein Moaiyeri, and Mohammad Eshghi, "Design and Evaluation of an Efficient Schmitt Trigger-based Hardened Latch in CNTFET Technology", IEEE Transaction on Device and Materials Reliability, Vol. 17, No. 1, pp. 267-277, March 2017.

AUTHORS PROFILE



Yogesh Giri Goswami currently is M.Tech candidate in Department of VLSI design from ITM (GOI) Gwalior. He is complete B.E Degree in Department of Electronics and Communication Engineering IITM Gwalior in 2013. He is published one International paper in peer reviewed journal. His research interest includes designing Low Power Circuits, especially Schmitt Trigger, Op-Amp Circuits, Low Power VLSI System, Nanoelectronics, Digital and Analog Design.



Nikhil Saxena received M.Tech Degree in Microelectronics and Embedded Technology from IIIT Noida in 2013. He is complete B.E Degree in Department of Electronics and Communication Engineering from RGPV Bhopal in 2010. He is currently an Assistant Professor in the Faculty of Department of Electronics and Communication Engineering of ITM (GOI) Gwalior. He is Gate qualified in 2011. He is published more than 30 international papers in peer reviewed journal and more than 5 research articles in International Conference. His research interests mainly focus on Low Power VLSI Design, SRAM Cell Designing, Digital and Analog Design, Automation.

