

FPGA Implementation of AES for Image Encryption and Decryption

Vijayakumar P, Chaitanya Kumar Chittoju, A.V.Bharadwaja, Payal P. Tayade, Tamilselvi M, R.Rajashree, Xiao-Zhi Gao

Abstract: Information is the key source to mankind and securing it is the biggest task. Unauthorized access of information deals with the security. For securing the data many cryptographic algorithms have been proposed, from all of the algorithms Advanced Encryption Standard (AES) is one of the most widely used algorithm for data encryption and decryption. Many researchers have put their effort to develop a new prototype of cryptographic algorithm and tried to implement in FPGA system. AES is a network of all possible cases of data are scramble, which has mathematical operations performed and its each output bit depends on every input bit. The encryption process and the decryption process of image is done with using AES 128 bit encryption algorithm. The $m \times n$ image data is turned into a binary or hexadecimal format by using MATLAB syntax and create a text file. By using this text file as an input and cipher text is fed to the AES for encryption and decryption process. The entire design is functionally simulated using ModelSim-Altera 6.4a. Implementation and other parameters were analyzed using Xilinx ISE synthesis tools. The results were analyzed using device Virtex-6 XC6VLX240T FPGA kit with Xilinx ISE14.7.

Index Terms: Advanced Encryption Standard; Field Programmable Gate Array; Cipher; AES Encryption; AES decryption; MATLAB; Image.

I. INTRODUCTION

In our daily life, information is the main key role for exchange of a large quantity of data in different sectors like banking, medical and financial. So securing these fields is essential. For securing these sectors mostly they are using cryptographic algorithms so that data can't be read by unauthorized persons. The main aim of cryptography is to securing the data and communication in the presence of adversaries. There are many cryptography techniques where proposed such as triple DES, DES, two fish, Blowfish, IDEA, MD5, SHA 1, HMAC, AES, and RSA. In all the techniques available, AES is the standard encryption algorithms of all. AES algorithm has fixed block size and supporting for 128, 192 and 256-bit symmetric key. All the encryption standard algorithms are of public key and private key encryption, but AES is use

Revised Manuscript Received on May 10, 2019

P. Vijayakumar, School of Electronics Engineering, VIT Chennai, Tamilnadu, India.

Chaitanya Kumar Chittoju, Electronics Engineering, Vellore Institute of Technology, Chennai, India.

A.V.Bharadwaja, ECE Dept., GIET Autonomous College of Engineering and Technology, Andhrapradesh, India.

Payal P. Tayade, School of Electronics Engineering, VIT Chennai, Tamilnadu, India.

M. Tamilselvi, Mechatronics Dept., T.S Srinivasan Centre for Polytechnic and Advanced Training, Chennai, India

R. Rajashree, ECE Dept., Dr. SJS Paul Engineering (Former), Pondicherry, India.

Xiao-Zhi Gao, University of Eastern Finland, Finland.

private key encryption which is also known as symmetric key structure. In public key algorithm a very complicated structure has been implemented which takes a very high computation time complexity which involves two keys which are separate, one of is for encryption flow and the other is for decryption flow. Symmetric Key algorithm is one of the simple form in which encryption and decryption flow, uses same key so, this encryption has speed implementation flow [3]. The main objective is to encrypt and decrypt the image uses AES-128 bit core implantation on FPGA kit. AES can be implemented in hardware and software but hardware implementation of AES provides the physical security system [5]. In this proposed design the measuring and comparison of the previous works is done with parameters like power, area, and latency. In this paper, a complex VLSI architecture technique using S-Box which has composite field arithmetic for its implementation.

II. RELATED WORK

S.H Kamali [4] here he proposed a (MAES) modified AES algorithm, it has a high security level and this design system are often used for a good image encryption system. Mainly the modified design has the shifting of the rows and columns in it. If the bit positions of the 1st row are in even and 1st column then the 1st and 4th rows are unchanged, and each byte in the 2nd and 3rd rows is shifted to the right cyclically. If first and second rows of the state are unchanged, then second and fourth rows are shifted to left. Even when entropy is at maximum the security is same. In this design it has a better standard of encryption than that previous one. Jignesh [3] has proposed mixed hybrid structure which is based on 128 bit key length of AES DES. Here, the input image for encryption is 1st converted into 128 bit text and then the converted plain text is divided into 2 separately sets of 64-bit plain text. DES has this plain text as input data. For more scrambling this 2 encrypted 64-bit messages are converged as 128-bit, which is connected to the AES calculation for encryption process. This kind of mixture shows a good non-linearity for plain AES when contrasted. This plan has better dissemination by converging with DES calculation. Ju-Young Ho [6] Ju-Young has proposed that the concept of Selective Encryption Algorithm with five main criteria such as compression of plain text, size of the encryption blocks, selectable round, optimized software implementation



and selective function of the whole routine. The input image file which is compressed gets large security and it reduces up to 35% more of an average of its execution time of the original AES. S. H Kamali [7] here he proposed that the modification of AES algorithm for the image encryption and decryption by adding a simple key to the stream generator which improves the performance by which it reduces the entropy.

III. TRADITIONAL AES 128-BIT ENCRYPTIONALGORITHM

AES can operate with three different bit size, specified by AES – 128 bit, AES – 192 bit, and AES-256bit. Each bit size has different set of rounds 10, 12, 14 respectively and length of the key is chosen accordingly. Various versions of AES are listed out in Table I. Advanced Encryption Standard is an iterative algorithm flow, every iteration is known as a round. Each and every round comprises of 4 transformations named as Sub Bytes change, Mix Columns change, Shift Rows change and Key Addition change. Sub Bytes change is known as called a substitution Byte change. It is non-linear byte substitution and utilized at encryption site. The activity is performed on every byte utilizing the substitution table known as S-box and furthermore for every byte of a state is mapped to alternates. The S-box can be executed utilizing two methodologies, Look-up table approach, and composite field arithmetic approach. ROM based LUT requires a lot of information memory which needs a vast zone. This has a bit of inadequacy at understood an unbreakable suspension with cause's low inertness due to ROM fixed access time. So the S-box is executed utilizing unmistakable procedures, composite field arithmetic by which it lessens the zone and if district diminishes, the power of AES building will additionally diminish. The tally begins with an Add round key stage took after by 9th rounds of 4th phases and 10th round.

Table I. AES Versions

AES Version	Cipher Text Size	No of Rounds	Secret Key Size	Regular Round
AES-128	128	10	128	9
AES-192	192	12	192	11
AES-256	256	14	256	13




Fig. 1. Encryption and Decryption flow

Among the entire algorithm present AES is one of the standard algorithm for encryption and decryption for any sort of information like image, text, and audio. We have different standard type of bit lengths but we use same bit length which is symmetric keys for AES which has 128 bit, 192 bit, 256 bits [4]. Here we use 128-bit AES core algorithm. AES under goes different kinds of steps in encryption like, adding text, symmetricKey, shift rows and mixed columns, S-box contains Sub Bytes and shift rows. Starting with two inputs given to AES such as 128-bit data and 128-bit cipher key. The process goes like 128-bit is equally distributed into 16 bytes of the data, and each byte has of 8 bit length as shown in the fig-1. There are four transformations namely that will take place which are number one Sub Bytes second is Shift Rows third is Mix Columns and finally fourth is AddRoundKey. In this 128-bit algorithm we have 10 rounds up to nine rounds all transformations are done but at the last round has only 3 operation but only except Mix Columns operations. In the last round the bit encryption has 128-bits. Here the aim is to convert the plain text of the image into cipher text. AES operation is done on a 4x4 array block of bytes which is known as a state and undergoes all the four transformations. All operation is listed out as the following. All the rounds of the algorithm are listed out as 4-stage below.

- Substitute Bytes
- Shift Rows
- Mix Columns
- Add RoundKey

Final round has Mix column operation. For decryption algorithm the first 9 rounds are administered by the following the 4 stages.

- Inverse Substitute Bytes
- Inverse Shift Rows
- Add RoundKey
- Inverse Mix Columns

A. Add RoundKey

Here we just add the plane text and the key in the process of evolving. For addition we use xor operation. A total of 128-bits of plane text and 128-bits of key are used. From key schedule process each of the steps is formulated. To get next state (k) the input and key should be same size.

B. Substitute Bytes

In substitute bytes the S-box is used as the primary source for its operation. This is performed for the most part to change over the framework into nonlinear. A 16 x 16 grid of bytes are as of now characterized by AES. Absolutely there are 256 numbers in that case.



The capacity of this square is to exchange or substitute the qualities in state exhibit Org with the comparing esteems in the S-box. The inverse substitute byte plays out the backwards task of S-box.

C. Shift Rows

This operation is performed in shifting the rows. Here the flow is like 1st of array matrix is not interchanged and the remaining rows, i.e., 2, 3 and 4 rows are shifted to 1 bit, 2 bits and 3 bits of its left in same pattern. The inverse shift rows operation performs the inverse of shift rows by which it shifts the 2, 3 and 4 rows of matrix to 1, 2 and 3 bytes to the right.

D. Mix Columns

This operation is made column by column of each of the state matrix array. The Galois Field ($GF(2^8)$) is considered as each column of state matrix array and the polynomials of the Galois Field are multiplied with modulo of $|x^4 + 1|$. This result obtained will be the corresponding output of Mix Columns.

IV. PROPOSED S-BOX STRUCTURE FOR AES IMAGE ENCRYPTION AND DECRYPTION ALGORITHM

In the proposed S-Box architecture mainly three major modifications are made when compared to other architectures.

- Reduction of critical path and using composite field arithmetic.
- Introduction of merging operator of some block.
- Implementing multiplicative inverse of $GF(2^4)$.

Design of S-Box using composite field arithmetic

S-Box is the building blocks for an AES engine. The operation performed by the S-Box depends on the algorithm flow. Generally the S-BOX implemented can be done in two kinds of way, one by using ROM based LUT and the other by using composite field arithmetic. In ROM based LUT the transformation of SubBytes is done by using S-box's mapping technique by which is not efficient for large throughput designs in which it involves every byte state mapping for every clock cycle. For this reason the composite field arithmetic implements the S-box by using this logic elements. In composite field arithmetic the complexity of the field depends on several factors such as use of irreducible polynomial, field of mapping and isomorphic mapping [10]. In this methodology it employs a multiplicative inverse for s-box implementation with the help of composite field arithmetic. Here we discuss only the subByte transformation which is implemented using $GF(2^8)$ and the major task here is to find the multiplicative. So the decomposition of $GF(2^8)$ can be done into $GF(2^4)$ and $GF(2^4)$ as it reduces the complexity.

• Isomorphic mapping

The decomposition of $GF(2^8)$ into $GF((2^2)^2)$ is used for this mapping. GF means Galois

field here, the multiplication operation is the product of polynomials modulo of irreducible polynomial so it can be within the finite field. The following Eq. (1) shows the polynomial representation of data bytes in Finite Fields.

$$a(x) = b_7x^7 + b_6x^6 + b_5x^5 + b_4x^4 + b_3x^3 + b_2x^2 + b_1x + b_0 \text{ Eq. (1)}$$

To achieve the transformation of large order fields to lower order fields along with irreducible polynomials in mapping structure is given as:

$$GF(2^2) \rightarrow GF(2): x^2 + x + 1$$

$$GF((2^2)^2) \rightarrow GF(2^2): x^2 + x + \phi$$

$$GF(2^2)^2 \rightarrow GF((2^2)^2): x^2 + x + \lambda$$

• Composite field arithmetic

In Composite field arithmetic all the operations are done in an irreducible polynomial equations. Operations like addition, multiplication and squaring which are operated using $GF(2^4)$ to reduce the complexity [15]. We have several blocks implementation of the S-Box.

• Addition operation in $GF(2^4)$

The addition of elements in Galois field is performed using XOR operation bitwise between two elements.

$$k_3 = q_2 \oplus q_0$$

$$k_2 = q_3 \oplus q_2 \oplus q_1 \oplus q_0$$

$$k_1 = q_3$$

$$k_0 = q_2$$

• Multiplication operation in $GF(2^4)$

With composite field arithmetic in $GF(2^2)$ and multiplication constant, multiplication in $GF(2^4)$ is calculated. The decomposition of lower order fields is done by irreducible polynomial. Expressions are shown as following.

$$k_1 = q_1w_1 \oplus q_0w_1 \oplus q_1w_0$$

$$k_0 = q_1w_1 \oplus q_0w_0$$

• Multiplication with constant q

Multiplication with constant $GF(2^2)$, where. It has output k of two bits for input q is of two bits. The output of two bits is represented in following logical expression given in.

• Squaring operation in $GF(2^4)$

$$k_1 = q_1 \oplus q_0$$

$$k_0 = q_1$$

In this operation (x²) of 4 bits, the irreducible polynomial of $x^2 + x + \phi$ is being useful. The squaring operation in $GF(2^4)$ is implemented by decomposing the Galois field max to min field. The logical expression for four bit output is given as following.

• Multiplication with constant λ



FPGA Implementation of AES for Image Encryption and Decryption

$$k_3 = q_3$$

$$k_2 = q_3 \oplus q_2$$

$$k_1 = q_2 \oplus q_1$$

$$k_0 = q_3 \oplus q_1 \oplus q_0$$

After the above operation the polynomial from that is multiplied with a constant (λ) for further calculation, here λ represents $\{1100\}_2$. An expression of polynomial $x^2 = x + a$ is used to reduce the product. This logical expression is calculated by using irreducible polynomial with k outputs of 4-bits in the form of q inputs of 4-bits.

V. FPGA IMPLEMENTATION OF S-BOX IN AES IMAGE ENCRYPTION AND DECRYPTION ALGORITHM

S-Box implementation of proposed AES is done in Xilinx FPGA kit. The FPGA device used for implementation is Virtex-6 XC6VLX240T of family Spartan3E. For different blocks of AES and S-Box are implemented and are synthesized by using tool Xilinx ISEV14.7. The hardware utilization factor summary of S-Box with number of LUTs and Slices are shown in TABLE II. The TABLE III gives the comparison of number of slices and LUTs of proposed and previous architecture for S-Box.




Fig.2. Sub Byte Transformation




Fig. 3 Blocks Description

Table II: Utilization Summary of S-Box Blocks

S-Box blocks	4-input LUTs (out of 61087)	No of Slices (out of 30830)
Isomorphic	10	5
Multiplication operation in $GF(2^4)$	7	4
Multiplicative Inversion	13	7
Inverse Isomorphism	9	5
Affine Transformation	10	5
Multiplication operation $GF(2^2)$	3	2

The implementation of our proposed design was accomplished on device Virtex-6 XC6VLX 240T using Xilinx ISEV14.7 Design Suite as synthesis and simulation is done with ModelSim-Altera 6.4 a as simulation tools. The entire design was coded using Verilog language. This design occupied 30830slices, no of LUTs used 61087. It takes over 70 to 80 clock cycles latency for the first round. And then after, we get the output at each and every clock cycle. The proposed design achieves a least clock period of 6.246 ns and a large clock frequency of 276.031MHz, efficiency of 17.36 Mbps/slice and throughput of 69 GbpsEq.(2) and Eq.(3) gives the calculate the throughput and the efficiency η , respectively.

$$\text{Th rough put} = \frac{\text{number of output bits}}{\text{Delay of critical path}}$$

$$\text{Eq. (2)}$$

$$\text{Efficiency } \eta = \frac{\text{Throughput}}{\text{No of slice}}$$

$$\text{Eq. (3)}$$

Table III Comparison of number of slices and Look Up Table

Structure	4-input LUTs	No. of slices
Proposed structure	62	31
Conventional	74	42

Over all the main aim of the project is to implement AES algorithm on image. Here the original image is first converted into hexadecimal using the MATLAB code which uses \$readmemb- for reading binary file and \$readmemh- for reading hexadecimal and the given to the AES algorithm by which it converts into cipher text. The encryption and decryption process follows accordingly with the modified S-BOX. The same key is used for Encryption and the decryption of 128 bit length. The key used for the process is 0123456789abcdef. The following figure shows the encrypted and the original images and the original image can be reconstructed easily without



distortion.

Fig. 4. Original image



Fig. 5. Encrypted image





Fig. 6. Decrypted image




Fig.7. Output waveform

VI. CONCLUSION

This paper shows implementation of AESImage file for encryption and decryption for securing the image text from unknown authority. We use symmetric key AES algorithm which is the best of all the encryption standard and decryption standard available. By using MATLAB coding the image file can be converted into hex file which can be readable to the process and which is implemented and synthesized. The advantage of using pipelining in S-Box is to avoid delay in LUTs by implementing using combinational logic. By using S-Box once, continues the path which increases gradually with the logic delay and this logical delay decreases at maximum clock frequency. To get maximum obtained clock frequency, a pipelining structure with 3-layered was proposed to reduce the logic delay. The composite field arithmetic helps in reducing hardware complexity of AES. AES structure is implemented and run by Verilog on device Virtex-6XC6VLX240T. This design is implemented in S-Box which has 65 4-input LUTs and 33 slices as compared to other basic structures. The analysis of AES S-Box is improved by getting highest clock period frequency of 6.246 ns and has a lowest clock period frequency of 276.031 MHz. The proposed pipelined structured S-Box has compact and highest speed than other structure.

REFERENCES

1. Rubén Lumbiarres-López, Mariano López-García, Enrique Cantó-Navarro, "Hardware architecture implemented on FPGA for protecting cryptographic keys against side-channel attacks", 10.1109/TDSC.2016.2610966, IEEE
2. X. Zhang, K. K. Parhi, "High-Speed VLSI Architectures for the AES Algorithm," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 12 (9), pp. 957-967, Sep. 2004
3. Transactions on Dependable and Secure Computing. B.A. Forouzan and D. Mukhopadhyay, Cryptography and Network

4. Security, 2nd Ed., Tata McGraw Hill, New Delhi, 2012.
4. Jignaesh R. Patel, Rajesh S. Bansode, Vikas Kaul, "Hybrid security algorithm for data transmission using AES-DES", IJAIS-2012.
5. Ai-Wen Luo, Qing-Ming Yi, Min Shi, "Design and Implementation of Area-optimized AES-Based on FPGA", 978-1-61284-109 0/11/2011 IEEE.
6. Y. Ou, C. Sur, K. H. Rhee "Region based selective Encryption for Medical Imaging", 1st Annual International Workshop-2007
7. S. H. Kamali, R. Shakerian, M. Hedayati, "A new modified version of Advanced Encryption Standard based algorithm for image encryption", International Conference on Electronics and Information Engineering, ICEIE-2010.
8. Ju-Young Oh, Dong-II Yang PhD and Ki-Hwan Cho, "A selective Encryption Algorithm based on AES for medical Information", Healthcare informatics research-2010
9. M. Zeghid, M. Machhout, L. Khriji, A. Baganne and R. Tourki, "A modified AES based algorithm for image encryption", International journal of computer electrical, Automation, Control and information engineering- 2007.
10. Arundhati Joshi, P. K. Dakhole, Ajay Thatere, "Implementation of S-Box for Advanced Encryption Standard", 2015 IEEE International Conference on Engineering and Technology (ICETECH), 20th March 2015, Coimbatore, TN, India.
11. Mr. Atul M. Borkar, Dr. R. V. Kshirsagar, Mrs. M. V. Vyawahare "FPGA Implementation of AES Algorithm", IEEE-2011, Volume : 3, pp 401-405.
12. Monica Liberatori, Fernando Otero, J. C. Bonadero, Jorge Castifeira "AES-128 cipher. high speed, low cost fpga implementation", IEEE-2007.
13. Chi-Wu Huang, Chi-Jeng Chang, Mao-Yuan Lin, Hung-Yun Tai, "Compact FPGA Implementation of 32-bits AES Algorithm Using Block RAM", IEEE-2007.
14. Hazim Kamal Ansari, Asad Suhail Farooqi, "Design Of High Speed Uart For Programming Fpga", International Journal Of Engineering And Computer Science Volume 1 Issue 1 Oct 2012 Page No. 28-36.
15. Saurabh Kumar, "VLSI Implementation of AES Algorithm", IEEE-2014.

AUTHORS PROFILE



Dr. P. Vijayakumar is currently working as Associate Professor in School of Electronics Engineering at VIT university Chennai campus, India and completed his Ph.D in Wireless Security at Pondicherry University during 2015. He has totally 12 years of teaching and research experience and published more than 40 research papers in SCOPUS /SCI Indexed National / International Journals and Conferences. His area of specialization is Elliptic and Hyperelliptic

Curve Cryptography, Blockchain technology, Cryptography and Network Security, Cryptographic Algorithms, DNA Steganography, Embedded System and IoT.

Chaitanya kumar ch received his B.Tech degree in Electronics & Communication Engineering from Lovely Professional University, Jalandhar, Punjab, India in 2016. He has completed M.Tech degree in VLSI Design from Vellore Institute of Technology, Chennai, India. His research interests include low power techniques and VLSI design.



FPGA Implementation of AES for Image Encryption and Decryption



Mr. Bharadwaja A.V working as assistant professor in GIET Autonomous college of Engineering & Technology, Rajahmundry, Andhrapradesh. He completed his B.E from Anil Neerukonda Institute of Technology and M.Tech in VIT University, Chennai. He is currently doing research at Sathyabama University, Chennai for past two years. He has total 5 years of teaching and research experience.



Ms. Payal P. Tayade is a Research Scholar from School of Electronics Engineering at VIT University Chennai Campus, India. She completed her BE from Shree SantGajananMaharaj College of Engineering, Shegaon and her ME from Sipna's College of Engineering & management, Amravati. Both colleges are affiliated to SantGadge Baba Amravati University. She has total 7 years of teaching Experience. She is doing PhD in wireless security at VIT Chennai from December 2015.



She is having 10 years of teaching experience in various engineering colleges and handled many electronics oriented subjects. Gold medalist in PG (Mtech VLSI Design) and now pursuing PhD in image processing domain. She published many research papers in reputed national and international journals and conferences and also got best paper award in IEEE digital Xplore

Digital Library. She attended 20 hours online course organized by NPTEL and got certification for the same. She motivating the students regularly to participate in various Conferences to present the papers and also guiding them for their projects.



R. Rajashree worked as Assistant professor in Dr. S.J.S Paul Memorial college of Engineering & Technology, Vel's University and GKM College of Engineering & Technology, Chennai, and Tamilnadu, India. She is having total 3 years of teaching experience and published more than 10 SCOPUS indexed Journal and Conference in and around India. Her area of specialization is Elliptic and Hyperelliptic Curve Cryptography, Wireless

Network Security, Cryptographic Algorithm, DNA Steganography, Embedded System and IoT.



Xiao-Zhi Gao is now working as a professor in School of Computing, University of Eastern Finland, Finland. He received his D.Sc. (Tech.) degree from the Helsinki University of Technology (now Aalto University), Finland in 1999. His current research interests are nature-inspired computing methods with applications in optimization, machine learning, data mining, signal processing, and control.