Optimization of Design Techniques by Reducing Power and Area of Two Stage CMOS Operational Amplifier Employing Salp Swarm Algorithm

Telugu Maddileti, S. Govindarajulu, S. Chandra Mohan Reddy

Abstract: Transistor dimension will directly impact the speed of circuit, energy utilization, area occupied by the circuit, and the latency conditions. Engineers who are working in the area of analog circuit design are provided with the responsibility of considering the large and small signal prototypes of circuit elements, with the view of satisfying some functional necessities, deriving the input characteristics of the elements with respect to the conditions for getting the output. Providing the Optimized procedure for designing the circuit for the purpose of selecting the proper size to the transistor frequently will be the time taking procedure, tiresome and repetitive physical procedure that depends on expert’s knowledge. It is extremely necessary for computerizing the transistor dimension selection procedure in the direction that is having the capacity of quickly formulate the greater performance integrated circuit. Need for establishing the easier but efficient technique for involuntarily determining the best characteristic values for circuit with the help of utilizing the associations in the values resulting from the analog circuit design variables. In this paper a recently designed nature inspired meta heuristic technique by Mirjalili et al., because of the capacity of the concurrent handling of the various constraints and at the same time it can provide answers pertaining to optimization related problems of multi-objective in nature. This capability of the optimization techniques is exploited in the automated design optimization procedure. The performance analysis with the suggested technique is done with the suggested technique and the results are compared with the other standard techniques utilized in the automated design optimization of the analog IC and from the comparative results it is demonstrated that proposed SSA technique provides better results.

Keywords: Analog Integrated Circuit, Design Optimization, Salp Swarm Optimizer, Power Dissipation, Circuit Sizing.

I. INTRODUCTION

NOWADAYS because of the progression in the technology of VLSI, the significance of comprising both types of circuits that are analog and digital in nature and producing the comprehensive system on the chip is stressed. The advantage in the formulation of circuits which is very much optimal, because of the plentiful merits, contrasting with devising of circuits physically by the experts provides much significance. With this context, due to the difficulty in formulation, circuits of analog nature gained larger concentration for the provision of optimization. Usually the circuits of analog nature, formulation procedure is carried out with two phases. The first phase will be associated in the choice of architecture of the circuit in order to provide the obligatory capacities in satisfying the requirements by the client. The subsequent phase, will be the one that takes up lot of time, is the procedure of providing the optimization to the design constraints, for a sample the dimension of the devices and the value provided to each constituents, in order to fulfill the resulting characteristics, for a sample, power utilization and gain [1].

Functionality of integrated circuits of analog in nature is having profound significance that determines the performance of system. Functional description encompasses necessities over the several measures that decides the performance of the circuit. The measures of functionality will be the parameters which will be utilized in illustration of the conduct of the small block analog nature. For the sample, the system that contains the amplifier circuit will be described with the help of rapidity, improvement in gain, utilization of power, proportionality and etc., Achievement of entire group of measures of functionality will be frequently challenging and therefore establishes the inspiring compromises in the formulation. The measures are characterized as the analog design octagon that is presented in Figure 1 (Razavi, 2010) [2].

Evolving tools in the area of Electronic Design Automation, establishes the computerization of the procedure associated with the design. The mentioned approach can be accomplished by providing the fresh formulation values for the parameters such as power, gain, slew rate etc., As an alternative of depending with the preceding information over the frameworks a specific structure of the circuit might be employed with the help of utilizing the freshly formulated strategies in exploration of the best solutions for the specified functions of motivation with the variability in conditions for providing the precise functionality.
Various suggestions are provided for the purpose of computerized formulation process of the circuit. These suggestions utilize the group of instructions depending with the previous information about the circuits with the provided group of stipulations. They are considered as tedious process since it involves the lot of tiresome human exertion to generate the fresh group of instructions for each process for the formulation of fresh circuit structure.[3]

Leakage current upsurges with the reduction in the size of the transistor. Enhanced compaction technique besides the unpurged requirements of leakage for very much least power consuming functioning that lies with the current restricted power formulation circumstances. Necessity of Power for mobile and portable functioning devices that is operated with the battery like handheld smart phone, clinical equipment will be much stricter with power. Minimization of power supply decreases the active power required by four time and the power that is getting leaked proportionally. Therefore, power supply reduction is the prominent concentration while performing the formulation of circuit with least power. The mentioned strategy causes the circuits functioning with the power supply voltage smaller than the required voltage for the proper operation of the transistor.

Dissipation of power is considered as significant challenge while performing the formulation of miniature sized circuits, particularly in transportable processing and individual areas of interaction with others such as mobile devices. Many advanced techniques that is currently existing is evolved with the motivation of designing with the dissipation of least power. low power dissipation in Very Large Integrated circuits techniques [4].

Two stages will be available in the formulation of circuit that will be analog nature [5]. Primary will be the development of the circuit structure and the next stage will be fine tuning the characteristics of the circuit for the purpose of formulation requirement, as provided by the user will eb termed as sizing of the circuit. Providing the proper dimension to the cell that will be fundamental block of the circuit will be performed by the formulating the operational amplifier with the help of fine tuning the dimension of the transistor, supply currents and capacitor added for the compromising the performance of the circuit. The above-mentioned technique will be the tedious procedure and in diverse techniques the dimensioning of the device will develop the assorted outcomes. Therefore, computerized formulation procedure for the circuit of analog nature will be the indispensable for the purpose of accomplishment of solutions which fulfill the demanded functionality along with the least exertion [6].

For the provided structure of the circuit and stipulations, the dimensions and providing the operational conditions of transistor must be considered in the style that the circuit satisfies the provided with the stipulations with the selection of best values for the parameters. While manufacturing the IC, the functionality of the circuit encounter certain differences deviated from the stipulated conditions. The mentioned deviations are the resulting because of the numerous motives and the two significant faults will be listed as follows process variations and the mismatch [7]. The processes disparities in the approach will be resulted by means of changing the operating conditions of procedure while performing the fabrication process and this might develop the characteristics for procedure to modify. Generally, the characteristics for the procedure will be presumed to take the analogous for entire set of transistors over the similar base for fabrication. On the other hand it might fluctuate from different bases for the fabrication. Nonconformity will be resulted because of the alterations that takes place locally over the similar chip, since the circuits of analog nature, depending with the exact appropriateness of the group of transistors in addition with the alterations might deteriorate the functionality of the circuit. While the procedural fluctuations and the nonconformity will provide the direct impact over the functionality of the circuit of analog nature, functionality that pertains with the circuit might fall back in satisfying the proclaimed stipulations. Therefore, identification of the structured of the circuit and the group of formulation stipulations that are least responsive to the mentioned alterations [8].

Numerous Strategies were emerged to investigate the challenges that lies with the formulation of analog integrated circuits like ANACONDA [9], APE [10] optimization strategies utilized depending with the nature inspired evolutionary techniques, equation dependent symbolic investigation. With equation dependent investigations equations that pertains to the structure of the circuit will be utilized in the conversion of the design of analog integrated circuit into the function optimization issue with forgoing the concept of accuracy and processing steps that are involved.

Geometric Programming takes into consideration of the structure of the circuit structurer for the accomplishment of the solution that is globally best. Nevertheless, the mentioned technique consumes a greater number of processing stages in obtaining the group of designated expressions before providing the input to the optimization model.

Contrasting with the above-mentioned techniques heuristics dependent exploit the performances to the problems in nature to the formulation of
analog integrated circuit. Numerous Heuristics based strategies involved in the formulation of integrated circuits that are analog in nature will be discussed in the subsequent section.

II. LITERATURE SURVEY

The problem with automatic selection of the sizing CMOS op-amp circuit was established in the paper by Mandal and Viswanathan (2001) [11]. Provided with the circuit and stipulations as prescribed, fundamental motivation lies in the identification of the size for the devices in an involuntary manner with the purpose of satisfying the provided stipulations for achieving the supreme functionality whereas reducing the expenditure involved in the process, like reducing the weighted addition of the dynamic dimension and dissipation of energy. The proposed strategy by Mandal and Viswanathan (2001) [11] was relied with observation by which the first order performance pertained to MOS transistor that functions in the area of saturation so as to simulate the expenditure and specified conditions as polynomials in the variable for the formulation in relation with the issue of identifying the best possible solution. The mentioned strategy is modelled as the convex optimization nature of the problem that can be utilized for identifying the best possible solution. For the purpose of determining the solutions to the problems related with the impact of second order, it should be dealt with the help of constructing the model of difficulty as the identification of solution to the series of convex programs. Statistical analysis observed the solution as the series of programs that will be in convex in nature congregate the similar location of formulation for the broadly fluctuating preliminary assumptions. The mentioned strategy comprised the capability of identifying the solution that was approved as universally best for the provided challenge.

A Program utilizing the MATLAB for the purpose of establishing the involuntary symbolic generation of circuits of analog in nature comprising MOS transistors utilizing the strategy of altered analysis of nodes and optimization depending on ant colony strategy was proposed by the Shokouhifar and Jalali (2014) [12]. Initially small signal models were generated for the entire MOS transistors and placed in the respective position of entire set of MOS transistors. Subsequently the investigation of circuit by providing the strategy of altered analysis of nodes, in addition with the production of equation for the provided circuit that exactly demonstrates the performance. The technique of optimization that is termed as Ant colony optimization was enforced over the obtained equation for the purpose of simplification. For the purpose of reducing the mean square error (MSE) a fresh condition was established among the obtained expression and the attained expression that is simplified using Ant Colony Optimization. In the suggested technique the prominent merit lies in the fact that concluding rate of fault could be regulated and fine-tuned by the expert designer involved in the process. For the purpose of assessing the obtained solution produced by employing the Ant Colony Optimization by computing the gain and phase margin at diverse range of frequencies. By providing the comparative analysis the achieved outcomes by utilizing the HSPCIE depicts the competence of the suggested strategy.

For the optimization of VLSI circuits Evolutionary techniques are preferred because of its simplicity, easiest approach and effective methodologies. In the paper, proposed by Sarkar et al., (2018) [13]. Aim of achieving the dimension that is optimum and the purpose of obtaining reduced offset voltage in the formulation of two step CMOS OP amp.is accomplished with the help of Whale Optimization Algorithm. The proposed design should satisfy diverse formulation conditions like Slew Rate, Open Loop Gain etc. will be provided that will be considered as additional conditions in the design of the operational amplifier. To manage current disparity during the output stage of the Operational Amplifier, offset reduction considered to be the significant need. Subsequently by reformulating the Operational Amplifier in the usual CADENCE Virtuoso circuit simulator technical outcomes of the process are confirmed. In between the simulated outcomes and the outcomes obtained through Whale Optimization Technique, there is a decent settlement is identified. The outcomes derived through the proposed WOA is then analyzed with the functionality of some other techniques that is utilized in the previous research papers. It is observed the WOA achieved better results for circuit dimension with lowest size in the design of CMOS Operational Amplifier for reduced offset as analyzed with other techniques Based on the comparative analyzed WOA Out classes all the other techniques by achieving a faster convergence, least power dissipation and reduced offset.

For the purpose of minimization of the expenditure associated with design process of analog circuits and saving the time of the expert an optimized strategy was suggested. The motivation of the current research by Dendouga et al., (2014) [14] existed in detailed explanation of the strategy depending with the Genetic Algorithms with many objectives in nature the multi-objective genetic algorithms (MOGAs) for the purpose of permitting the computerized design without the intervention of expert for the circuits of analog and assorted (Combination of analog and in nature. For the purpose of obtaining the functionality of the operational amplifier, the suggested strategy involved in the determining the appropriate dimension of CMOS Transistor in addition with satisfying the conditions provided by the user for the proper operation of the circuit. To assess the design optimization techniques, six measures were taken into account. They are listed as, Direct Current (DC) Gain, Unity-Gain Bandwidth (GBW), Phase Margin (PM), Utilization of Power (P), Dimension (A), and slew rate (SR).

A computerized formulation tool that performs the optimization of the design technique was performed by Barros et al., (2010) [15] For the purpose of enhancing the performance of circuits of analog nature altered kernel of genetic algorithm. The proposed strategy incorporates strong technique involved in...
the optimization including the edges. Developing the model of Machine Learning along with distributed computational capacity, the proposed strategy was containing the capacity of handling the functions that will be multi-objective in nature along with the provision of large quantity of conditions for the purpose of providing the optimization. The strategy that is being evolved contained the modelling capacities along with the scalable structure were established. Enhancement in the formulation strategy was established for the purpose of providing the strong design technique involved in the utilization of CMOS operational amplifiers. Forenhancing the effectiveness of the techniques based on evolutionary approach, SVM was presented. Suggested techniques led the formulation of innovative GA-SVM training arrangement enforce with a view of formulating the circuits that might be analog in nature devised with the help of the communication between the suggested machine learning approaches. Furthermore, the technique was devised with the capacity of handling the fluctuations that took place in the process a characteristic that pertains to the manufacturing procedure along with fluctuating circumstance of functioning (supply voltage or temperature variations), a basic characteristic that was needed for the achievement of the strong formulation.

A competent formulation strategy was projected by Maji and et al., (2018)[16] for the usually utilized circuits of analog in nature, namely, CMOS current mirror load-based differential amplifier and CMOS Two-stage operational amplifier by using the CMOS transistor. To optimize the design process involved in the formulation of the circuit, combined evolutionary strategy was employed that will be listed as Random Particle Swarm Optimization along with differential evolution (RPSODE). Random PSO employs the biased element to supervise the path of exploration. A strong evolutionary based strategy named as Differential Evolution is utilized. Which depicts the exceptional functioning for the issues related with the finding the best solution that provides the incessant strategy in addition with the provision of solution that is accepted universally. On the other hand, Differential Evolution encounters the problems of ambiguous in nature. Though many advantages exploited by the PSO strategy, it encounters the issue of obtaining the solution that will be below par in nature was aroused. Thework competently combines the Random PSO and DE for eradicating the mentioned restrictions associated with the strategies if applied independently. In this paper, RPSODE was utilized for the purpose of providing the best selection strategy involved in the size selection mechanism of transistors for minimizing the area occupied by the circuit by fulfilling the conditions of the formulation.

III. PROBLEM FORMULATION

Analog circuit design is generally observed to be less reliable and more heuristic in nature than digital design due to variations in circuit device properties, different circuit schematics, design requirements and specifications. The presence of such variations leads to extreme conditions which makes analog circuit design process a daunting task for a circuit designer. Every analog circuit design process comes with certain operating conditions (temperature, supply voltages, bias currents etc.) and tradeoffs [17] among design specifications. The tradeoffs confine the circuit design to a solution space instead of a single solution. Circuit response bounded by these tradeoffs, can be formulated as an objective function for optimization process subject to a variety of circuit specifications. An example of such objective function can be seen in Equation 1.

Maximize \( h_0(x) \)

subject to \( h_k(x) \leq 1 \) keR

\[ p_i(x) = 1 \quad i \in R \]

\[ x_j > 0 \quad j > 2 \]

Where \( h_0(x) \) is the objective function and \( h_k(x), p_i(x), x_j \); denotes design constraints.

IV. PROPOSED METHODOLOGY

In normal electronic circuits Operational amplifiers are the widely utilized device. Operational Amplifiers provide broad range of applications. Difficulty in proper design of the Operational Amplifiers is the deciding factor that affects the performance CMOS based circuits of analog in nature. While manufacturing the Operational Amplifier Integrated Circuits using the CMOS transistor, the fundamental motivation lies in the fact of reducing the area occupied by the device for the purpose of providing the compact design and reduction consumption of energy or to reduce unwanted wastage of power in dissipation. The challenge of designing and implementation of two stage CMOS Operation amplifier is the satisfactory performance by achieving the numerous factors that will decide the overall performance of the circuit.

The circuit provided in the figure 2 comprise of two phases while phase 1 contains the portion of differential amplifier and the stage 2 contains the portion of common source amplifier. Two Voltage inputs \( V_{in+} \) and \( V_{in-} \) will be present in differential amplifier and the circuit functions by augmenting the values of difference provided by the two-voltage source. Common source amplifier is utilized in second stage for the purpose of amplifying the gain provided by the differential amplifier due to the fact that are obtained from the differential amplifier stage is not sufficient for the proper operation of the circuit. For the purpose of achieving the least quantity of gain at increased frequency in addition with retain the balancing the operation of the circuit inclusion of additional circuit that performs the function of compensation strategy while the amplifier is being operated in negative feedback structure [18].

Differential Amplifiers takes the position of the Primary Stage and Common Source Amplifiers takes the position of last stage in the Operational Amplifiers with the two stage. Amplifier which performs the amplification of difference in input guarantees high pick up

Retrieved Number H6742068819/19©BEJESP

Published By: Blue Eyes Intelligence Engineering & Sciences Publication
and Common Source Amplifier arrange additionally expands the gain and furthermore gives high yield voltage swing [19].

In circuits where the gain given by the differential intensifier organize is insufficient, extra enhancement required is given by the second stage, i.e. the basic source amplifier, driven by the yield of the principal arrange. The biasing circuit gives the best possible working point to every transistor in its immersion area. A yield support stage can be appended toward the end to give the low yield impedance and bigger yield current expected to drive the heap. For a little capacitive load yield cradle is not required. At the point when the yield support organize is not utilized, the circuit goes about as an Operational Transconductance Amplifier or OTA. Circuit Diagram is shown in figure 2 and the constraints for the design are provided below.

<table>
<thead>
<tr>
<th>Constraints</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open-loopgain($A_{dc}$)Unitygains bandwidth($w_0$)</td>
<td>Maximize $5MHz$</td>
</tr>
<tr>
<td>Slewrate(SR)</td>
<td>$&gt;10V/\mu s$</td>
</tr>
<tr>
<td>Input common-mode range(ICMR)</td>
<td>$-1$to$2V$</td>
</tr>
<tr>
<td>Output voltageswing $V_{load}$</td>
<td>$\pm 2V$</td>
</tr>
<tr>
<td>Capacitance Phase Margin</td>
<td>$60\text{deg}$</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>$\leq 2000 \mu \text{watt}$</td>
</tr>
</tbody>
</table>

For Optimization the design of Objective Function is most necessary stage and optimization algorithm will maximize or minimize the objective function otherwise called as Cost Function depending on the provides constraints and the focus is to find the optimum solution by satisfying all the constraints. Objective Function may be single or multi objective [21].

Equation 2 is objective function or Cost Function

$$OF \ (or \ CF) = \sum_{i=1}^{n}(W_i \cdot L_i)$$

\(\text{AnOptimization of the design:}\)

This section portrays the suggested optimization strategy for the purpose of formulating analog circuits for certain design parameters through the nature inspired meta heuristic Salp Swarm Algorithm, SSA.

\(B \ Salp \ Swarm \ Algorithm\)

SSA is a unique meta-heuristic optimizer freshly developed by Mirjalili et al.,[21] for the purpose of competently handling the challenges lies in the optimization. Salp is categorized in the division of Salpidae group. The swarming behavior that exists in the salps is largely observed due to the development of cooperative chains while performing the hunting events in deep oceans. The mentioned conduct supports salps in the achievement of improved kinetic energy throughout following source of diet.

Combinedly functioning the strategy of Salps impacts the evolution of SSA technique via producing the path following mechanism of Swarms in the chained manner. The chain created by the group of Salps might help SSA in overcoming letharginess by getting trapped in the position of local optima (LO) for certain degree. Nevertheless, SSA might not perform the appropriate equilibrium among the investigation and implementation procedures. Consequently, the actual approach sporadically flops in achieving the highly supreme global optimum in certain actual circumstances.

Two categories of the Salps are identified in Chain that is part of the SSA, that are termed as front-runner and cohorts. Positioned at the top of the chain will be the front runner and act as leader, whereas additional candidates are taking the position of supporters. Front-runner salp directs the course and movement of group, whereas the supporters exploit the utilization of additional peers. A theoretical formulation of salp chain is presented in Fig. 3.
investigatethe area of solution that contains the n-dimension, while n will be quantity of variables involved in the process of decision making. The population of SSA X will comprise of N salps with d-dimensions. Consequently, population vector is developed with the help of a N × d-dimensional matrix, as presented in Equation (3):

\[ X_1 = \begin{bmatrix} x_1^1 \\ x_1^2 \\ \vdots \\ x_1^N \end{bmatrix} = \begin{bmatrix} x_2^1 \\ x_2^2 \\ \vdots \\ x_2^N \end{bmatrix} = \ldots = \begin{bmatrix} x_d^1 \\ x_d^2 \\ \vdots \\ x_d^N \end{bmatrix} \quad (3) \]

The destination position for the entire candidates in the group is identified as food source. Therefore, location pertains to front-runner will be attained with the help of Equation (4):

\[ x_j^1 = \left\{ \begin{array}{ll} F_j + c_1 ((ub_j - lb_j) c_2 + lb_j) & c_3 \geq 0.5 \\ F_j + c_1 ((ub_j - lb_j) c_2 + lb_j) & c_3 < 0.5 \end{array} \right. \quad (4) \]

while \( x_j^1 \) is the location of front-runner and \( F_j \) is the location pertains to the food source food of source in the \( j^{th} \) dimension, \( ub_j \) is the higher boundary of \( j^{th} \) dimension, and \( lb_j \) is the lesser boundary of \( j^{th} \) dimension, \( c_2 \) and \( c_3 \) will be the arbitrary vectors producing values within the range of [0, 1], and \( c_1 \) will be the fundamental characteristic of SSA articulated provided in Equation (5),

\[ c_1 = 2 e^{-\frac{4t}{T_{max}}} \quad (5) \]

while \( t \) demonstrated the present iteration, and \( T_{max} \) demonstrates the least quantity of iterations. The previous characteristic \( c_1 \) might develop the investigation and implementation inclinations of SSA in the composed status. The location pertains to supporting candidates are reviewed by Equation (6):

\[ x_j^1 = \frac{x_j^1 + x_j^{1-1}}{2} \quad (6) \]

The following section provides the algorithm flow that shows the SSA

Algorithm 1 - Salp Swarm Algorithm

1. Prepare the preliminary salp population \( x_i \) (\( i = 1, 2, \ldots, n \)) by taking into account \( ub \) and \( lb \)
2. While (Not fulfilling the termination constraint)
   1. Compute the suitability belongs to every exploring candidate (salp)
   2. F = the greatest exploring candidate
   3. Improve the \( c_1 \) using Eq. (5)
3. For
   1. Every candidate \( x_i \) if (\( i = 1 \))
   2. Improve location pertains to the candidate that takes the position as front running with the help of Eq. (4)
4. Else
   1. Improve location belongs to the supporting candidate using Eq. (6)
5. end
6. Modify candidates depending with the highest and least limits of variables
7. end
8. Return F

Flow Chart of The SSA Algorithm Is Provided in Figure 4.

Figure 4. Flow chart of the SSA Algorithm

Methodology of Optimizing the Parameters Using SSA Algorithm

With respect to Algorithm 1 that is portrayed in the preceding section the SSA strategy arbitrarily spreads the entire exploring candidates (salps) on the area meant of the solution. For the purpose of identifying the salt that will lead the group evaluation of the present group of salps. Entire group of salps attempt in pursuing the leader of the group. The mentioned process is presented in Fig. 3. The mentioned procedure, involved in enhancing the variable\( c_1 \) is updated by Eq. (5). For the purpose of conveying the status of the front-runner. The instruction existed in Eq. (3) is utilized, whereas Eq. (5) will be involved in altering the location of additional members of the
group. Till fulfilling the criteria of termination, entire phases without the starting phase might be applied for the purpose of improving the supremacy of obtained solution. The flowchart of the SSA-based Parameter Optimization approach is also shown in Fig. 5.[22]

![Flow chart of Proposed technique employed for the optimization of Parameter using SSA Algorithm](image)

**V. EXPERIMENTAL RESULTS**

**A. SSA based Circuit Design:**

Parameter values specified for the design proposal and for the selected technology (180 nm) is presented in Table (3). Using the system with CPU Intel core i7 that contains 4 GB RAM and MATLAB Software Package version 7.5, Simulations are carried out. For the proposed SSA algorithm, total quantity of search agents selected are 50 and the dimension Chosen is 10 i.e. the design variables picked for the proposed circuit are 7. Highest number of iterations selected for the recommended technique is 100.

**TABLE 2**

<table>
<thead>
<tr>
<th>S. No</th>
<th>Specification</th>
<th>Values used</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$V_{DD}$ (V)</td>
<td>2.5</td>
</tr>
<tr>
<td>2</td>
<td>$V_{SS}$ (V)</td>
<td>-2.5</td>
</tr>
<tr>
<td>3</td>
<td>$V_{tp}$ (V)</td>
<td>-0.39</td>
</tr>
<tr>
<td>4</td>
<td>$V_{tn}$ (V)</td>
<td>0.35</td>
</tr>
<tr>
<td>5</td>
<td>$K'N'$ (µA/V$^2$)</td>
<td>177.2</td>
</tr>
<tr>
<td>6</td>
<td>$K'P$ (µA/V$^2$)</td>
<td>35.6</td>
</tr>
<tr>
<td>7</td>
<td>Length (µm)</td>
<td>0.18</td>
</tr>
</tbody>
</table>

**TABLE 3**

<table>
<thead>
<tr>
<th>Design Parameters</th>
<th>SSA</th>
<th>CGWO</th>
<th>GA</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{BAS}$ (µA)</td>
<td>21.8</td>
<td>22.2</td>
<td>34.5</td>
</tr>
<tr>
<td>$C_c$</td>
<td>2.018</td>
<td>2.2 pf</td>
<td>2.4 pf</td>
</tr>
<tr>
<td>$W/L_1$</td>
<td>8=1.44/0.18</td>
<td>8=1.44/0.18</td>
<td>2/0.18</td>
</tr>
<tr>
<td>$W/L_2$</td>
<td>8=1.44/0.18</td>
<td>8=1.44/0.18</td>
<td>2/0.18</td>
</tr>
<tr>
<td>$W/L_3$</td>
<td>4=0.72/0.18</td>
<td>4=0.72/0.18</td>
<td>4/0.18</td>
</tr>
<tr>
<td>$W/L_4$</td>
<td>4=0.72/0.18</td>
<td>4=0.72/0.18</td>
<td>4/0.18</td>
</tr>
<tr>
<td>$W/L_5$</td>
<td>1=0.4/0.4</td>
<td>1=0.4/0.4</td>
<td>2/0.18</td>
</tr>
<tr>
<td>$W/L_6$</td>
<td>40=7.2/0.18</td>
<td>40=7.2/0.18</td>
<td>22/0.18</td>
</tr>
<tr>
<td>$W/L_7$</td>
<td>8=1.44/0.18</td>
<td>8=1.44/0.18</td>
<td>8/0.18</td>
</tr>
</tbody>
</table>

**TABLE 4**

<table>
<thead>
<tr>
<th>Design Criteria</th>
<th>Specifications</th>
<th>SSA</th>
<th>CGWO</th>
<th>GA</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The fundamental motivation of the technique is the minimization of the dimension Occupied and dissipation of power. For the purpose of accomplishment of the best circuit sizing for two phase CMOS Operational Amplifiers, SSA technique is applied for the selection of Optimal sizes that pertains to the MOS transistors along with Load Capacitance and Compensation Capacitance. Along with the operation proposed algorithm so that it satisfies specified formulation characteristics and constraints specified for the design. The parameter values for the selected technology, values for the power supply and the boundaries of design parameters and specifications are provided as inputs for Optimization Algorithm. The obtained values are obtained listed in Table and compared with other techniques utilized for the optimization. It is observed that the proposed optimization procedure performs far superior than the other techniques utilized in the optimization of design.

VI. CONCLUSION

A technique for the purpose of design optimization of the analog circuit optimization utilizing a nature inspired meta heuristic technique named as salp swarm Algorithm is proposed and the efficiency of the suggested technique is revealed by verifying the solutions of a two-stage differential amplifier circuit. With the help of observation of the results obtained that were tabulated in table 3 and table 4 it is inferred that by adopting the optimal dimension of transistors which works with 180nm technology least power dissipation 67µ watt is obtained utilizing the Salp Swarm Optimization technique. By Performing the analysis of the proposed technique, it is observed that by comparing the solutions of suggested approach SSA along with additional optimization techniques utilized for the same purpose, the recommended SSA approach is better in providing quality solutions without affecting the rate of convergence because of the multiple constraint handling capability concurrently in the significant manner.

REFERENCES
