

# An Enhanced Design of BCD Adder using Quantum-dot Cellular Automata Technology

A Kavitha, M Kavitha, S Priyadharshini

**Abstract:** Among the promising advancements proposed as options in contrast to the CMOS, Quantum-dot cellular automata (QCA) is a standout amongst the mainly encouraging answers for design ultra-low-control and rapid digital circuits. Productive QCA-based executions have been exhibited for a few binary and decimal math circuits, yet noteworthy enhancements are as yet conceivable if the logic doors inalienably accessible inside the QCA innovation are astutely misused. The Quantum dot cellular automata are utilized to execute the digital circuits. The QCA inverter and QCA larger part entryway are utilized to manufacture the more mind boggling logic circuits. The QCA designer instrument is utilized for designing and recreating the format of the circuit. The most encouraging answer for design low power and rapid digital circuits. Productive QCA based usage have been exhibited for a few binary and number juggling circuits. This brief proposes another way to deal with design QCA based BCD adders.

**Index Terms:** QCA, CMOS and BCD Adder.

## I. INTRODUCTION

Quantum-dot cellular automata innovation is a standout amongst the mainly appealing methodologies. The improvement of cutting edge ultra-thick low power elite of digital circuits. Amongst the logic circuits, number-crunching sub modules speak to the researched constitutions. Decimal and number-crunching has gotten a lot of consideration. Since a few monetary, business and Internet depends purposes progressively necessitate superior exactness. The design of digital circuits necessitates appropriate techniques at equally logic and format levels to get better execution and zone practices. This suggests a fresh way to deal with design QCA-based n-digit BCD adders. It's ready to accomplish computational speed superior than offered partners with no giving up either the involved territory or the cells check. The points of interest are acquired by misusing an imaginative logic methodology together with reason designed QCA modules.

## II. RELATED WORKS

Lee Ai Lim, Azrul Ghazali and Chau Chien Fat researched Sequential circuit design utilizing Quantum -

**Revised Manuscript Received on June 07, 2019.**

**A Kavitha**, Professor, Department of Electronics and Communication Engineering, Ramakrishnan College of Technology, Trichy, India.

**M Kavitha**, Professor, Department of Electronics and Communication Engineering, Ramakrishnan College of Technology, Trichy, India.

**S Priyadharshini**, Assistant Professor, Department of Electronics and Communication Engineering, Ramakrishnan College of Technology, Trichy, India.

Dot Cellular Automata that the measure of transistor continues contracting in the long run hit its confinement. Consequently alternative gadget discovered to electronic gadget. QCA, is a potential gadget that can be utilized to execute digital circuits. The principal entryways, for example, the QCA inverter QCA larger part door are utilized to manufacture the intricate logic circuits.

Soumyadip das and Debashis De proposed Nano correspondence utilizing QCA: An information way selector cum Router for proficient channel use. Quantum - Dot Cellular Automata is being considered by specialists as potential options to CMOS innovation for executing digital circuits. It decline the future size in CMOS incorporated circuit. Its capacity is to exchange the information between the source and goal. Cross talk between the channels can be maintained a strategic distance from. Jing Huang, Fabrizio Lombardi proposed Energy examination of QCA circuit for reversible processing. QCA has been potential hopeful innovation for actualizing reversible registering. It shows a thermodynamic investigation utilizing a mechanical QCA model. The various circuits are investigated for reversible figuring. The timing plans are broke down for vitality dissemination and execution. Mrinal goswami, samik some proposed a design of consecutive circuits in multilayer QCA structure. The principle objective is to accomplish high gadget thickness just as least deferral. It accomplishes 77% in gadget thickness all the while half upgrades in deferral. It accomplishes the base clock zone for successive logic in QCA innovation. B. Manohar Babu, K. Neelima proposed a Stubby deferral comparator in QCA: The C-Gate. QCA is an engaging innovation for design a squat power and high reaction digital circuits. QCA depends on exchange rules in the midst of the cells set on tracery. Its work can clarify C door and checks its effectiveness. QCA circuits are the corporal execution of cellular automata by using quantum conduct. Soudip sinha roy proposed Simplification of Master control articulation and Effective power Detection of QCA gadget. It shows the power and the burrowing rate calculation procedure of a QCA gadget in wave nature of electrons, as far as some numerical articulations. Most noteworthy variables for burrowing are burrowing power, dispersed power and the all out intensity of QCA cells at burrowing time is processed utilizing schrodinger wave condition. The territory consumption and speed of the gadget can be stretched out past the semiconductor advancements, for example, CMOS, by the methods for quantum burrowing gadget. Bibhash sen ,samik some, Bipilab k sikdar recommended a Design of successive circuits in Multilayer QCA structure.




## An Enhanced Design of BCD Adder using Quantum-dot Cellular Automata Technology

It focuses for creating consecutive circuits in QCA beneath multilayer structure. The fundamental objective is to assemble productive approach to accomplish high gadget thickness just as least deferral in log.

### III. RESEARCH METHODOLOGY

In the current work they design a BCD adder utilizing QCA apparatus. Such gadgets are work with high working rate and ultra low power consumption. The "9 input and 5 output" is actualize by a logic circuit. A similar logic has been communicated utilizing distinctive articulation which would accept least number of cells just as dominant part doors. It would create the majority of its output with least idleness. Let the output of the BCD adder are S0, S1, S2, S3 and Cout. Moreover, the adder utilizes just 1215 cells with in overall zone of simply 1.330  $\mu\text{m}^2$ . The one digit BCD adder proposed here possesses 35% less region despite the fact that its computational time is 20 % fast. In the event that bcout and bS(3:0) are the binary do and the binary sum processed by including the BCD digits dA(3:0) and dB(3:0), at that point the BCD do dcout and the decimal sum dS(3:0) is acquired by figure 1.



**Fig.1 Circuit diagram of BCD Adder**

In this segment two distinctive execution of novel 1-digit BCD adder are described. The first receives the clock plan utilized. While in the second usage the 2-D wave timing system proposed is connected.

$$dcout = M(bcout, M(1, bcout, bS_3), M(bS_3, bS_2, bS_1))$$

$$dS_0 = bS_0$$

$$dS_1 = M(M(0, bS_1, dcout), M(1, bS_1, dcout), 0)$$

$$dS_2 = M(M(bS_2, dcout, M(0, bS_1, dcout)), M(bS_2, dcout, M(0, bS_1, dcout)), bS_2, dcout)$$

$$dS_3 = M(1, M(\overline{dcout}, bS_3, 0), M(M(dcout, \overline{bS_3}, 0), bS_1, 0))$$

In the proposed work, we have executed the BCD adder utilizing larger part door and inverters. By utilizing advanced technique we can ready to lessen the quantity of cells tally, territory when contrasted with our current work. The proposed BCD adder task is clarified utilizing design graph of BCD adder. Consider the nine inputs are B0, A0, B1, A1, B2, A2, B3 and A3 individually.

As an initial step are given to the nine inputs greater part entryway and it perform AND activity. Some technique are rehashed for the other door. A BCD adder design in QCA can be accomplished by utilizing the input dominant part door and inverter. In the proposed work has a superior execution when contrasted with existing work. The proposed work done by utilizing 1155 quantum cells. The activity speed is 18 sec. which have the overall occupation territory is 1.29  $\mu\text{m}^2$ . The BCD adders ready to accomplish computational speed superior than offered partners with no giving up also the involved zone or the cells tally. Such points of interest are gotten through misusing an imaginative logic technique jointly by reason designed QCA modules. The design of such digital circuits necessitates appropriate methodologies at together logic and format levels to get better execution and region practices. In these specific circumstances, the blunders originating from the change among decimal and binary numbers portrayals would not be endured and a few ongoing chip incorporate equipment decimal number-crunching units in their center dependent on the IEEE 754-2008 standard. The format of 1 digit BCD adder contains the 1215 cells. These proposed circuit were executed utilizing QCA instrument. The zone decrease is accomplished in above proposed work. It possesses region for 1.34  $\mu\text{m}^2$ .



**Fig.2 Layout of BCD Adder**


In this area two distinct usage of the new one digit BCD adder are portrayed.



The usage format is accounted for in above figure. The nonexclusive activity is performed inside 12 clock stages (for example 3 clock cycles). The BCD adder utilizes just 1155 cells and possesses 95% less territory.

**IV. RESULT & DISCUSSION**

The circuit was reproduced utilizing the QCA Designer. The recreation consequences of a BCD Adder circuit appear in the Fig. The recreated waveform for BCD adder is appeared in the outline. The "9 input 5 output adder" is executed by a logic circuit. We have communicated the over "9 input 5 output adder" logic by utilizing the "Cross over technique". In the figure appears in this module from the nine input sign are B0, A0, B1, A1, B2, A2, B3, A3 and Cin separately. As an initial step are the output sign of experiences four clock zones. That implies the deferral is not exactly a full clock cycle. Accordingly at the outputs are dcout, dS4, dS3, dS2, dS1, dS0. The other five output estimations of S3, S2, S1, S0 Cout are likewise interpret the input information effectively.



**Fig.3 Simulation Results of BCD Adder**  
**Table.1 Comparison Table**

Description	Number of cells	Speed of execution	Area occupied
Existing system	1320	0.60 sec	1.52 $\mu\text{m}^2$
Proposed work	1215	0.53sec	1.34 $\mu\text{m}^2$

**V. CONCLUSION**

In this paper, BCD adder circuit is proposed utilizing quantum dot cellular automata. Reproduction on the circuits demonstrates the proposed performs well. What's more, QCA binary logic works and related nanotechnology will give rapid processing, high-thickness applications. It is trusted that to make a quicker and denser circuit QCA will turn into an increasingly commonsense. The new 1-digit decimal adders display computational deferral and zone. The introduced outcomes demonstrate that the created QCA-LG instruments can consequently produce designs for little measured circuits. A lot of fundamental design rules for QCA circuit design that ought to be followed so as to accomplish strong designs are likewise examined.

**REFERENCES**

1. Das S, De D, "Nanocommunication using QCA: A data path selector cum router for efficient channel utilization", 2012 ICRCC, IEEE Xplore, 7<sup>th</sup> Feb-2013.
2. Sen B, Mrinal G, Some S, Biplab K S, "Design of Sequential Circuits in Multilayer QCA Structure", ISED'13 Proceedings of the 2013 Int. Sym. On Electronic System Design, 2013, pp.21-25.
3. Babu B M, Pisupati B, Koppala N, "Stubby delay comparator in QCA: The C-Gate", ICCPCT-2015, IEEE Xplore, 2015.
4. Roy S S, "Simplification of master power expression and effective power detection of QCA device", 2016 IEEE Students Technology Symposium, 2017.

