Design and Implementation of Inexact Compressors by using Multiplication

Sk Anusha, M.Krupa Swaroopa Rani

Abstract—A feature model for the processing of digital is the estimated calculating at Nano metric scales. Accurate calculating is especially simulating for arithmetic designing of computer. This suggested project is contracts with the research and implementation of two new estimated 4-2 compressors for implementation in a multiplier. These implementations are depends on other characteristics of compression. Hence that inaccuracy in calculation as restrained by the rate of error and that called distance of normalized error can come across to figures of merits of implementation amount of transistors, delay and power consumption. Four various patterns for using the suggested estimated and evaluated for a Dada multiplier wide ranging simulated outputs are given and the use of estimated multipliers to processing of image is given. The output displays that the given implementation achieved specified falls in the consuming of power, delay and count of transistors correlated to a specified implementation; in addition, two of the suggested multipliers implementation gives good abilities for multiplication of image to average NED and peak SNR (50db) for the measured image examples.

Index Terms: Dada multiplier, compressor, image processing, Inexact compressor, ADVS (Arithmetic Data Value Speculation), HSPICE, signal to noise ratio (SNR), NED (Normalized Error Distance.)

I. INTRODUCTION

The most computer arithmetic applications are designed; those are operating with good precision and a good reliability of high degree. Hence, most applications i.e., in image processing can allow mistakes and impression in arithmetic calculation and useful results and still generate significant results. Precise and exact models and algorithms are not every time fit or for systematic use in the applications. The pattern of inaccurate arithmetic depends on calm fully inexact and complexity determined building parts when considering example systems of efficient-energy systems are designing. This system admits computation of non-specific to alter the process of the actual design of digital circuits by communicable asset of a reduce intricacy and amount with by chance a prospective growth in accomplishment and efficiency of power. To achieve the simple design, in-accurate calculation depends on this property, yet inexact circuits are working at high accomplishment and less consumption of power when correlated specified logic circuits.

Multiplication and additions are mostly used in arithmetic operations of computer; for approximate computing has compared those proposed several new matric and adders for evaluating inexact and prospect address corresponding to uniformed figure of merit for assessment implementation for approximate calculating of every input to a circuit, for characterizing the error distance(ED) as the distance between the (1) and an flawed output. The normalized error distance (NED) and mean error distance (MED) is expected by considering the arranging effect of the normalization of multiple-bit address and multiple inputs. The Normalized Error Distance and the mean distance of errors are expected by considering the arranging effects of the normalized of multiple bit address and multiple inputs. The normalized error distance is approximately constant with size of performance and hence helpful accuracy estimation of exact implementation. The establishment between power and precision are also significantly calculated (1).

After all, the inexact implementation multiplies will be received lower attention. This multiplication will be idealized as the replicated sum of incomplete result. Still, the direct use of inexact adders when implementing the correct multiplier is not possible. As it will be high faulty in terms of accuracy, intricacy of hardware and additional accomplishment of metrics. In literatures, (4) (5) many inexact multipliers are suggested.

Mostly, this implementation has been the multiplication method with truncation. To measure the columns, least significant of limited results is invariable. In the suggested literature (5), the truncated multiplier with a correction constant is planned. This design will calculated the most significant columns of sum of the n+k of the limited results and the other n-k columns will be truncated for nxn multiplier. The n+k result will be rounded to the bits of n. To decrease the errors, select the n+k bit of correction constant.

With the fixed correction, the truncated multiplier has being the highest error, with the moderate results of the least significant columns n-k are all zeros or one’s. The volatile truncated correction multiplier has been proposed in (6). This procedure will change the terms of correction based on n-k-l column is one, and then correction is increased in term. Correspondingly, if all moderate products in the column is zero, it decreased the correction term. A simplified 2x2 multiplier proposed for larger building multiplier arrays in (7). In ADVS, an inexact signed multiplier has been proposed in (17).

Multiplication will be preferred by the user of the algorithm of Bagh-Wooley. After all, no new design is proposed for the compressors approximate computation. In (8), the design of inexact compressors has been proposed; however, these implementations of designs do not target about multiplication. It should be noted that the access to (7) advances (17) by using a basic block of the multiplier, that is amenable to inexact multiplication. Firstly, this paper suggested...
the two new inexact compressors 4-2. It can be presented in
basic compressors have improved power consumption and
delay.

II. CORRECT COMPRESSORS

To diminish from n numbers to two numbers, either parallel
multiplication or multi operand is the main objective; therefore, computer arithmetic widely used the n-2
compressors. The n-2 compressor is shown below fig 1. By
accurately reproducing a n-2 circuit compressor we can
achieve from ‘n’ to 2 numbers. In this slice, I of the circuit, the
compressor of n-2 receive n bits to the right, those as i-2 or
i-1. In the positions of 1 and i+1, it produces the two outputs
and one or more carry bits into the most higher place or
positions, such as i+2,i+1. For the exact operation of the
circuit shown in figure 1. The inequality of the following must
be satisfied.

\[ n + \Psi_1 + \Psi_2 + f_3 + \ldots \leq 3 + 2 \Psi_1 + 4 \Psi_2 + 8 \Psi_3 + \ldots \quad (1) \]

Figure 1. Schematic diagram of n-2 compressors in a multi operand
addition circuit [13]

Where \( \Psi_j \) indicates the carry bits number of slice ‘i’ to i+j.
A mostly used structure for compression is the 4-2
compressor; a 4-2 compressor is (fig 2) can be designed with a
carry bit between the slices of adjacent \( \Psi_j = 1 \). Cin will be
the carry bit from position to the right. Cout highest position is
denoted by a bit while carrying. The bits with two outputs are
in points of i and i+1 are considered to the carry and sum
respectively.

\[ \text{Sum} = x_1 \oplus x_2 \oplus x_3 \oplus x_4 \oplus \bar{C}_\text{in} \ldots \ldots \ldots (2) \]
\[ \text{Cout} = (x_1 \oplus x_2) + (x_3 \oplus x_4) + (X_1 \oplus X_2 \oplus X_3) \ldots \ldots \ldots (3) \]
\[ \text{Carry} = (x_1 \oplus x_2 \oplus x_3 \oplus x_4) \oplus \text{Cin} \oplus X_1 \oplus X_2 \oplus X_3 \oplus x_4 \ldots \ldots (4) \]

Figure 2. 4-2 compressor

The output of the 4-2 compressor is given by the following
equations, while table 1 shows its truth table.

<table>
<thead>
<tr>
<th>X1</th>
<th>X2</th>
<th>X3</th>
<th>X4</th>
<th>Carry</th>
<th>Sum</th>
<th>Cout</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

III. PROPOSED INEXACT COMPRESSORS

In this section, designs of two near compressor are
expected. Naturally we design a near 4-2 compressor; it is
desirable to simulate the exact full-adder cells in figure3 by a
near full-adder cell. It is not very valuable, because it
produces at least 17 incorrect results out of 32 possible
outputs; inexact compressor error rate is more than 53%. To
reduce the fault ratio, two dissimilar proposals are proposed;
these proposals will present the substantial performance
development related to a correct compressor with respect to
deferral, power consumption and number of transistors.
A. Design I

As shown in table 1, the carry output in specific compressor has the same value of input \( C_{\text{in}} \) 24 out of 32 states. Hence, a near design must be consider this characteristic. The carry is simplified to \( C_{\text{in}} \) by changing the values of other 8 outputs in design 1.

\[ \text{Carry}' = C_{\text{in}} \] ............................ (5)

As the carry output has the greater value of a binary bit, an improper value of this signal will produce a change value of its two in the output. For example, if the pattern of input is "01001", then exact output is '010' which is equal to 2.

From \( C_{\text{in}} \), by shortening the output of carry, the near compressor will produce the '000' design at the output (i.e.;'0' value). This consequential change should not be adequate; hence, it will be reduced or compensated by shortening the sum and \( C_{\text{out}} \) signals. In appropriate, the generalization of sum to value of zero decreases the variance between the near and the correct outputs as well as the complicatedness of its proposal. Also, the existence of some errors in the sum signal will results in a decline of the delay of generating the overall delay of design and approximate sum.

\[ \text{Sum}' = \overline{C_{\text{in}}} \overline{x_1} \overline{x_2} \overline{x_2} \overline{x_3} \overline{x_3} \overline{x_4} \] .............. (6)

In the final stage, the value of \( C_{\text{out}} \) will change in some states, which may decrease the inaccuracy in distance provided by estimated sum and carry and also in implementation in the design of proposed system. Even though, as stated, the simplification of sum and carry raise the rate of error in the projected estimated compressor, its design complexity and hence, the power intake is greatly reduced. This can be accomplished by relating 2&4, 5&7. The first planned near compressor truth table is depicted in Table II. The output of exact compressor and approximate output of proposed inexact compressor differences is clearly shown. Out of 32 outputs in the proposed design has 12 incorrect outputs as shown in table II. This is less than the error rate using the best inexact full adder cell (2).

\[ C_{\text{out}}' = (\overline{x_1} \overline{x_2} + \overline{x_3} \overline{x_4}) \] .............. (7)

The output of the first implementation of inexact 4-2 compressor logic expressions are depicted from 5 to 7.

A delay of 3\( \Delta t \) is in the critical path of the compressor from the first proposed design of the gate level structure, so Figure 5 shows the same for the correct compressor. Hence, this design has the propagation delay lesser than the specified compressor, which is through the gates. For example, in the XOR gate, the deferral of propagation which will produce X-OR and X-NOR signals in 8, which is greater than the delay in X-NOR of the proposed design. Hence, the delay of analytical path in the projected design is fewer than the correct implementation; the final number of gates in the suggested implementation is suggestively lower than the perfect specific compressor of 8.

(B) Design 2:

In this next design, to reduce the error rate and increment the accomplishment or performance, an approximate compressor is proposed. Since the \( C_{\text{out}} \) & carry outputs will have similar weight, the proposed equations for the inexact \( C_{\text{out}} \) and carry in the preceding part will be exchanged. In this proposed design, the RHS of 7 used by the carry and zero for \( C_{\text{in}} \) in all the stages. So, \( C_{\text{out}} \) and \( C_{\text{in}} \) should be avoided in the implementation of hardware. The inexact 4-2 compressor block diagram with the terms describe their output are shown in Figure 7

\[ \text{Sum}' = (\overline{x_1} \overline{x_2} + x_3 \overline{x_3} x_4) \] .............. (8)

\[ \text{Carry}' = (x_1 x_2 + x_3 x_4) \] .............. (9)
Design and Implementation of Inexact Compressors by using Multiplication

Figure 6. Implementation at Gate level as of Design 1

Figure 7. Approximate 4-2 compressor, Design 2

Note that Cin = 0, (9) is same as (7) and (8) is the same as (6). The gate level implementation of the subsequent projected design is shown as in figure 8. $2\Delta$ is the delay of the critical-path inexact design, so it is $1\Delta$ lesser than the preceding implementations; however, an additional decrease in the no of gates is consummated.

Figure 8 implementation of Gate level Design 2

The second inexact implementation truth table for a 4-2 compressor is shown in 3rd Table. This table will reveal the variance between the exact decimal values added inputs and the output values generated by the inexact compressor. For example, the inputs that are added to the decimal value will be 4 when the inputs are 1. The value of carry and sum results from the compressor by approximating it. The output in this case is 3 by using the decimal value. Table II shows the difference is -1.

The error rate has come down to 25% since the design has only 4 incorrect outputs out of 16 outputs. The proposed design is high on accuracy when compared with other available schemes/designs which shows a very positive feature on probabilistic basis.

IV. MULTIPLICATION

In this part, the effect of utilizing the suggested compressor to multiplication is considered. The correct multiplier is called as 3 modules or parts (8).

- Generation of moderate product
- Addition of two operands by reducing the partial products is done by using Carry Save Address
- The last calculation of the result of binary is done by a CPA.

In the design of multiplier, the 2nd module shows an important role in term of consuming the power, delay, complexity of the circuit. To realize fast and low-power operations, as to accurate the CSA tree and to reduce the dissipation of power.

To measure the effect in using the projected compressors, to achieve the estimated multipliers, an unsigned 8X8 Dadda tree multiplier was being used. The partial products from the AND gates generated from the first part by the proposed multiplier. To reduce the partial products in the lateral part, CSA tree utilizes the proposed inexact compressors which are defined in the preceding segment. The last part has CPA to extract the concluding binary result. For n=8, Figure 9 (a) represents the lessening circuitry. Each partial product bit is shown as dot by using half - adders, full - adders and 8 compressors which results in decrease of partial products into 4 rows. The final stage has 1 half adder, 1 full adder and 10 compressors to fetch 2 final rows. The reduced 8X8 Dadda multiplier has 3 half adders, 3 full adders, 18 compressors and other two stages of reduction.
V. RESULTS

In this unit, the simulation using HSPICE, the two compressor design as shown in section III and the fourth multiplier as in section IV. In this HSPICE simulation, unlike CMOS feature sizes such as 32 nm, 22 nm and 16 nm are relatively used by the Predictive Technology Models (PTMs).

A. Approximate Compressors

XOR – XNOR gates used in the simulation at 1GHz frequency by a fan-out of 4 to the finest low-power specific compressor of [8].

PTMs at 32nm, 22nm and 16nm for the power consumption, delay and power-delay products (PDP) are simulated and shown in Table IV.

As predicted, the second design has power consumption, delay and PDP which are regardless of sizes of feature with 62% faster at 16nm technology by CMOS and three feature sizes averaged to be 44% faster. Table V depicts transistors that are required in comparison to complexity of circuit measurement. Each XOR* gate uses 10 transistors, 6 transistors for XOR gate and 8 transistors for MUX gate, so in a total of 52 transistors, which reduces the complexity by 50% as revealed by the lower number of transistors. Since, the second design has no Cin and Cout with only 4 inputs and 2 outputs, the result is expected.

A. Approximate Multipliers

To simulate for n=8, the four proposed multipliers are used. For the approximate designs as well as the specified multipliers, the power consumption, delay and the transistors in number(s) is considered. The error distance is compared with other inexact multipliers.

• Delay: The reduction circuitry of Dadda multiplier delay will depend on the number of declined stages and every stage delay. In first multiplier, and second multiplier, the inexact compressors are used in all columns; consequently the each stage delay is equivalent to the inexact compressors delay. Though, this can be found in Multipliers 3 and 4. There is no improvement in delay when paralleled to a

- Initially, case 1 (multiplier 1), in Fig 9(a), 4-2 compressors are used in design 1.
- In the second case (Multiplier 2), 4-2 compressors that are used in Design 2 will reduce in circuitry which required compressors in fewer in size since it doesn’t have Cin and Cout.
- In the third case (Multiplier 3), compressors are utilized in the n-1 columns are being designed as in 1 where as 4-2 compressors are being used in the other n substantial columns.
- Lastly (Multiplier 4), Design 2 has n-1 minimum substantial columns for specific 4-2 compressors and then utmost substantial columns in the contraction circuitry respectively.

To decrease the deferral and power consumption related with an exact multiplier and to expect a high error distance are the main goals of these first two approximate designs. The next inexact multipliers (Multiplier 3, 4) are planned to reduce the fault distance. Since no further development in delaying of the estimated designed when compared with an exact multiplier, the delay in these designs is determined by the compressors in critical path. However, there will be decrease in the power consumption and transistor count by utilizing the estimated compressors in the minimum important columns. There will be a lower error distance in the third and fourth design when compared with first two multipliers, which will have better performance in delay and power consumptions.

![Figure 9. 8x8Dadda multiplier with Reduction circuitry, (a) using Design 1 & (b) using Design 2 compressors](Image)
specific multiplier since the usage of inexact compressors in the n/2 LSBs. Table VI shows the delay improvement in the reduced circuitry of each multiplier paralleled to an exact adder.

<table>
<thead>
<tr>
<th>Design</th>
<th>Delay(μs)</th>
<th>Power(μW)</th>
<th>PDP(μA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>@ 32 nm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Exact Design [8]</td>
<td>60.36</td>
<td>2.98</td>
<td>180</td>
</tr>
<tr>
<td>Design 1</td>
<td>58.32</td>
<td>1.27</td>
<td>74</td>
</tr>
<tr>
<td>Design 2</td>
<td>44.35</td>
<td>1.14</td>
<td>50</td>
</tr>
<tr>
<td>@ 22 nm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Exact Design [8]</td>
<td>55.82</td>
<td>1.50</td>
<td>84</td>
</tr>
<tr>
<td>Design 1</td>
<td>56.79</td>
<td>0.62</td>
<td>35</td>
</tr>
<tr>
<td>Design 2</td>
<td>41.69</td>
<td>0.58</td>
<td>24</td>
</tr>
<tr>
<td>@ 16 nm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Exact Design [8]</td>
<td>47.59</td>
<td>0.95</td>
<td>45</td>
</tr>
<tr>
<td>Design 1</td>
<td>37.16</td>
<td>0.39</td>
<td>14</td>
</tr>
<tr>
<td>Design 2</td>
<td>24.44</td>
<td>0.36</td>
<td>9</td>
</tr>
</tbody>
</table>

• **Power Consumption:** - The number and type of compressors are used to measure the power consumption of each multiplier. Multipliers 3 and 4 will have more power consumption when compared with inexact compressors in Multipliers 1 and 2. Table VII shows the improvement in the power consumption at 32nm size in each multiplier with respect to a specified adder, which authorizes that an inexact multiplier in the reduced circuitry will result in a considerable power saving.

<table>
<thead>
<tr>
<th>Design</th>
<th>Improvement (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiplier 1</td>
<td>52.49</td>
</tr>
<tr>
<td>Multiplier 2</td>
<td>58.58</td>
</tr>
<tr>
<td>Multiplier 3</td>
<td>17.50</td>
</tr>
<tr>
<td>Multiplier 4</td>
<td>26.15</td>
</tr>
</tbody>
</table>

• **Count of transistor:** -
In this paper, the count of transistor is utilized as cadent of complexity of the circuit. The first two estimated multipliers have a lower count of transistor compared with multiplier 3 and multiplier 4. The count of transistor improvement of the contraction circuitry of every multiplier correlated to specific adder.

Table compiles the eight estimated multipliers measured in this document. i.e., the four expected suggested implementations and the other four near multipliers composed with their relevant structures.

• **Distance of Error:** -
Four additional near multipliers are simulated to compare the distance of error. The multiplier 5 proposed in (7) is computed for n=8. The condensed multiplier with variable correction (multiplier 7) and the truncated multiplier with constant correction (5) (multiplier 6) are also simulated for k=1 and n=8. A further near multiplier (multiplier 8) is computed to consider the brunt of utilizing the suggested near compressors compared with other appropriate compressors.

This 8X8 Dadda multiplier utilizes the 4-2 compressors built of two near full adders (fig 3). The design of initial full-adder suggested in (1) is utilized in the near multiplier. IX

To compare these approximate multipliers, we used the normalized error distance (NED). The maximum highest normalized error distance is also characterized as the highest total value of normalized error distance for the case in which the fault result is greater than the exact result.

10th table displays the extreme advanced and lower normalized error distances, average NED and the number of correct result of near multiplier for n=8. The no of outputs of correct entire output specifies the possibility of precision for each implementation. By the used of 10th table, the correctness possibility in first multiplier is 0.16% while the correctness probability in multiplier 4 is 14.3%. Since proposed near compressors produce false result for all-zero input patterns. The proposed near multiplier can produce a false result if at least one of the input is 0.

Though, those cases the multiplier can generate correct result by adding a circuit for recognize the zero-valued inputs. Accordingly, the zero-valued input patterns are not considered further in the simulation to consider the proposed multipliers for a candid comparison.
In 8x8 multiplier the range of the product is middle from the two points 0 and 65025(considered values). Whole achievable outputs are divided in 127 hiatuses; the first interval output is in middle of 513 and 1024 and etc., the last interval output is in middle of 64513 and 65025. The moderate normalized error distance of every hiatus is than calculated for the near multiplier. The multipliers 1, 2 are shown in fig 10a and 10b, at very large and very lesser product, the average NED will be increase i.e., this near multiplier obtained on moderate in the taken output when correlated to the specified computation.

VI. APPLICATION: IMAGE PROCESSING

This proposed appropriate multipliers application is to illustrate image processing. By the using of this proposed multipliers, on the basis of pixel by pixel we can multiplied the two images. That contains two images by the single image output.

Figure 11 displays the example: The result of both input and output images will be provided. The peak SNR and the average NED i.e., based on the characteristics of image output and compared this image with the image output produced by an approximate multiplier. The equations of ME and PSNR are below.

\[
MSE = \frac{1}{mp} \sum_{i=0}^{m-1} \sum_{j=0}^{p-1} [I(i,j) - K(i,j)]^2
\]

\[
PSNR = 10 \log_{10} \left( \frac{MAX^2}{MSE} \right)
\]

In equation 10 p and m are the dimensions of image and I(i,j) and K(i, j) are the approximate and accessed values of each pixel respectively. In (11), multiplier 1 characterizes the extreme value of each pixel.

![Figure 11. Image multiplication (a) example 1, (b) example 2 (both using an exact multiplier)](image-url)
REFERENCES


AUTHORS PROFILE

SHAJAI ANUSA currently pursuing Master of Technology in the department of Digital Electronics and Communication Systems from School of engineering and technology, Sri Padmavathi Mahila Viswavidyalayam. Tirupathi Her main research work focuses on VLSI, communication, and IOT based education. And she is the member of International Association of Engineers.

M KRUPA SWARUPA RANI, Assistant Professor in the department of Digital Electronics and Communication Systems From School of engineering and technology, Sri Padmavathi Mahila Viswavidyalayam. Tirupathi Her main research work focuses on VLSI, communication, and IOT based education. And she is the member of International Association of Engineers.