Module Integrated PV Balancer for PV Applications

V Rajasekaran, S K Nandha Kumar, S Selvakumaran, R Karthigaivel

Abstract: This paper presents the possibility of Module Integrated Converters (MIC) called PV balancers for photovoltaic applications. The proposed thought enables self-governing Maximum Power Point Tracking (MPPT) for each board, and radically decreases the requirements for power converters. The power rating of a PV balancer is under 20% of its accomplishments, and the collecting cost is as such inside and out diminished. The proposed engineering of the PV balancer is checked through simulation results. It is foreseen that the proposed methodology will be an ease answer for future photovoltaic power frameworks.

Keywords: Photovoltaic power systems, PV balancers, Module Integrated Converters, Maximum Power Point Tracking.

I. INTRODUCTION

The fast increment in the interest for power and the adjustments in the natural conditions, for example, a dangerous atmospheric deviation prompted a requirement for new wellspring of vitality that is less expensive and maintainable with less carbon emanations. Sun powered vitality has offered promising outcomes in the mission of finding the answer for the issue. The saddling of sun powered vitality utilizing PV modules accompanies its own issues that emerge from the adjustment in protection conditions. These adjustments in protection conditions seriously influence the effectiveness and yield intensity of the PV modules.

Maximum Power Point Tracking (MPPT) is utilized for removing the greatest power from the sun based PV module and moving that capacity to the heap. A DC/DC converter effectively transfers most extreme power from the sun oriented PV module to the heap which goes about as an interface between the heap and the module. Numerous MPPT systems have been proposed in the writing; models are the Perturb and Observe (P&O) strategies, Incremental Conductance (INC) techniques and so on.

Ravivarman et al [9] introduced the investigation of present day single change converter of a grid associated sustainable power source. The framework comprises of a SEPIC three-stage lattice converter. A nonlinear control execution is proposed to reward shaky load flows.

Dezso Sera et al [2] gave a nitty gritty examination of the two most surely understood hill climbing MPPT calculations: the P&O and INC. The two strategies were altogether examined by scientific and commonsense execution perspective.

Huimin Zhou et al [3] clarified quickly about the module incorporated converters (PV balancer) altogether broke down by numerical and functional usage perspective. This idea empowers autonomous MPPT for every module, and drastically diminishes the prerequisites regarding electrical rating, size and assembling cost for control converters.

Nicola Femia et al [6] gave a reasonable examination of MPPT strategies utilized in photovoltaic (PV) frameworks to augment the PV cluster yield control. In this paper, the most prominent MPPT strategy, P&O technique, is actualized on Boost Converter for every module and has been simulated.

II. PV BALANCER

While the reason for Generation Control Circuit (GCC) in PV application is to remunerate differential flows among series PV modules, the PV Balancer is repaying differential voltages among paralleled PV modules. Fig. 1 draws an essential circuit model for one single PV Balancer and it is contrasted with a customary Module Integrated Converter (MIC).

Fig. 1.PV Balancer and a MIC
Since, the discrepancy voltage is around multiple times lillter than the yield voltage, PV balancer just systems under 20% of the all out power; be that as it may, GCC, in light of the fact that the module current shifts enormously, can’t decrease the power rating fundamentally. Truth be told, for configuration reason, the converters in GCC ought to be equipped for a similar current, voltage and power evaluations as the boards they support.

As a short outline, the proposed PV balancer empowers independent MPPT for each board, decreases confounds between various modules, and augments the all out vitality extraction. Contrasted with the ordinary topology, the new idea empowers 80% decrease of the power rating and power loss of a module-integrated converter, along these lines diminishing the assembling cost and expanding absolute proficiency fundamentally. Indeed, even in brutal jumble conditions, the PV balancer can arrive at the necessary effectiveness. It is foreseen, this methodology will help arrive at the inevitable objective of $1 per watt and 1W per cm3 power density for PV frameworks.

III. PROPOSED ARCHITECTURE FOR A PV BALANCER

The balancers are not restricted by their circuit topologies; really, they are basically dc-dc converters coordinated into each board and consolidated at a typical DC bus. This voltage is minimal than the most extreme yield voltage of modules.

PV balancers independently manage their yield voltage and make up for the differential voltages. Since the yield voltage and current of each board can be set autonomously, these modules work at their own power points, expanding the vitality collected.

Fig. 2 portrays the structure design for the PV balancer. The information is from the normal DC bus, and the yield is the remuneration voltage. This engineering is straightforward and modularized, however the elevated voltage change proportion that may cause an additional expense and lower proficiency.

Considering $V_{DC}$ as the estimation of the DC voltage, $V_{OUT}$ as the PV balancer yield voltage, $I_{OUT}$ as the PV balancer yield current, and $P_{OUT}$ as the PV balancer output power,

$$V_{OUT} = V_{DC} - V_{MPP}$$  \hfill (2)

At the yield,

$$I_{OUT} = I_{MPP}$$  \hfill (3)

and

$$P_{OUT} = V_{OUT}I_{OUT} = (V_{DC} - V_{MPP})I_{MPP}$$  \hfill (4)

The proportion between the PV balancer and the module yield is,

$$R_{PWR} = \frac{P_{OUT}}{P_{MPP}} = \frac{V_{OUT}}{V_{MPP}} = \frac{V_{DC}}{V_{MPP}} - 1$$  \hfill (5)

As $V_{DC}$ is only a few volts higher than $V_{MPP}$, $R_{PWR}$ is usually less than 20%.

Considering $P_{LOSS}$ and $P_{IN}$ as the power loss and info intensity of the balancer and $\eta$ as the effectiveness of the PV balancer,

$$\eta = \frac{P_{OUT}}{P_{IN}} = 1 - \frac{P_{LOSS}}{P_{OUT}} \approx 1 - \frac{P_{LOSS}}{P_{OUT}}$$  \hfill (6)

To analyze the proficiency of the PV balancer, the power loss should be standardized by the $P_{MPP}$ (equivalent to the input) and the proportional productivity is:

$$\eta_b = 1 - \frac{P_{LOSS}}{P_{MPP}} = 1 - R_{PWR} \frac{P_{LOSS}}{P_{OUT}}$$  \hfill (7)
As RPWR is normally under 20%, the identical proficiency \( \eta_E \) is fundamentally higher than the PV balancer effectiveness \( \eta \).

IV. PERTURB & OBSERVE (P&O) MPPT ALGORITHM

The P&O calculation expresses that the working voltage of the PV board is bothered by a little addition, in the event that the subsequent change in power \( \Delta P \) is sure and it should continue irritating a similar way. If \( \Delta P \) is negative, it is leaving from the bearing of MPP and the indication of irritation provided must be changed.

Fig. 3 shows the plot of \( P \) versus \( V \). The point set apart as MPP is the Maximum Power Point, the hypothetical most extreme yield possible from the PV board. Considering A and B as two working focuses, it can move towards the MPP by giving a positive irritation to the voltage. Then again, point B is on the correct hand side. At the point when it gives a positive annoyance, the estimation of \( \Delta P \) gets negative, in this manner it is basic to alter the course of bother to accomplish MPP.

V. PROPOSED BOOST CONVERTER

The capacity of a the converter is to change over a DC input \( V_i \) into a DC yield voltage \( V_o \). It manages the DC yield voltage against burden and line varieties.

It decreases the AC voltage swell on the DC yield voltage beneath the necessary level and gives seclusion between the input source and the heap.

A Boost converter is a change mode converter in which the yield voltage is more prominent than the info voltage. By law of preservation of vitality the input power must be equivalent to yield power (accepting no misfortunes in the circuit).

input power (\( P_{in} \)) = yield power (\( P_{out} \))

Since \( V_{in} < V_{out} \) in a boost converter, it pursues that the yield current is not exactly the input current. Along these lines, in boost converter, \( V_{in} < V_{out} \) and \( I_{in} > I_{out} \)

The boost converter is shown in Fig. 4.

Fig. 4. Boost converter

The working guideline of boost converter is that the inductor in the input circuit opposes unexpected varieties in input current. At the point when switch is OFF the inductor stores energy as attractive energy and releases it when switch is shut.

The capacitor in the yield circuit is expected enormous enough that the time consistent of RC circuit in the yield stage is high. The enormous time consistent contrasted with exchanging period guarantees a steady output voltage \( V_o (t) = V_o \) (consistent).

VI. SIMULATION DIAGRAM OF THE PROPOSED SYSTEM

Simulation diagram of the proposed system is given in Fig. 6. In this, the PV panel calculates its voltage and current depending upon the irradiation (\( S \)) and temperature (\( T \)).

\( V \) and \( I \) are fed to the boost converter. MPPT will track the maximum peak power (\( P_{max} \)) which can be obtained by the product of maximum voltage (\( V_{max} \)) and maximum current (\( I_{max} \)). The gate pulse is given to the converter. The load is connected across the converter to obtain the output power.

Simulation diagram of the array model is given in Fig. 5.
VII. RESULTS AND DISCUSSION

Four PV balancers are considered with different irradiances and temperatures to simulate the proposed PV balancer architecture as follows:

- PV balancer 1: 50 W/m² & 40°C
- PV balancer 2: 200 W/m² & 45°C
- PV balancer 3: 600 W/m² & 35°C
- PV balancer 4: 350 W/m² & 45°C

The above said balancers are connected to a common DC bus. The pulses to the switches of the converter are generated from P&O algorithm.

The outputs of the PV balancers are shown in Fig. 9 to 12.

Fig. 6. Proposed System

Fig. 7. PV Balancer

Simulation diagram of the PV balancer is shown in Fig. 7.

Fig. 8. Boost Converter

Simulation diagram of the boost converter is shown in Fig. 8.
From Fig. 9 to 12, it is clear that, the proposed PV balancer architecture is maintaining a DC output voltage of 300 V under different irradiances and temperatures of different PV arrays.

**VIII. CONCLUSION**

This paper presented the application of PV balancers for photovoltaic applications. The projected idea utilized autonomous Perturb and Observe MPPT Algorithm and DC-DC Boost converter for each board which drastically diminishes the prerequisites for control converters. The proposed concept has been realized through MATLAB Simulink. The results shown that, the proposed PV balancer can maintain the required output voltage of every PV array under different irradiances and temperatures which will be a minimal effort answer for future photovoltaic power frameworks.

**REFERENCES**


**AUTHORS PROFILE**

**V. Rajasekaran** is currently working as Professor at PSNA College of Engineering and Technology, Dindigul. His research interest includes Power Systems and Power Electronics applications to Power Systems.

**S. K. Nandha Kumar** is currently working as an Associate Professor at PSNA College of Engineering and Technology, Dindigul. His research interest includes Power System Planning and Power Electronics applications to Power Systems.

**S. Selvakumaran** is currently working as Professor at PSNA College of Engineering and Technology, Dindigul, Tamil nadu. His special fields of interest included Power System Control, Operation, Protection, Transmission and Distribution.

**R. Karthigaivel** is presently working as an Associate Professor at PSNA College of Engineering and Technology, Dindigul. His field of interest is design and development of Power Electronics Controllers for Renewable Energy Sources.