Low Power Oriented Full Search Block Based Motion Estimation (LP-FSBME) Architecture Using Power Efficient Adder Compressor For H.265 Coding Techniques.

B.Hemamalini, R.Ramadhurai, S.Mahaboob Basha

Abstract: H.265 coding is known as HIGH efficiency video coding (HEVC). This is most successful video compression standard and extended from H.264/MPEG-4 advanced video coding (AVC) for same level of video quality. However, H.265 improved better video quality for same bit rate. In video coding, motion estimation (ME) is determined the motion vector from adjacent frames. Various algorithms have been introduced by many researchers to accomplish low power oriented ME. However, low power oriented full search block based motion estimation (LP-FSBME) algorithm gives accurate results. Architecture of sum of absolute difference (SAD) is used an adder tree to accumulate the processing elements. Power efficient 16:2 adder compressors in SAD architecture reduce the power dissipation rather than convention adders in SAD architecture. The hardware implementation of proposed method is done in Xilinx Virtex 7 FPGA XC7VX1140T device with speed grade 1 in Xilinx software version 14.5 tool, developed in Verilog Hardware Description Language (Verilog-HDL), and simulated in ISE simulator for tennis, BQ terrace and Kimono videos with the resolution of 1080x720 pixels with 30fps.

Keywords: ADDER COMPRESSOR, Xilinx Virtex 7 FPGA, VERILOG.

I. INTRODUCTION

International Telecommunication Union - Telecommunication (ITU-T) Video Coding Experts Group and International Organization for Standardization/International Electrotechnical Commission (ISO/IEC) Moving Picture Experts Group (MPEG) are developed High Efficiency Video Coding (HEVC) in 2013. HEVC is also known as H.265. HEVC is the video compression technique, which compresses video such as half size of the advanced video coding (AVC) technique, gives higher quality than AVC as well. The HEVC compression efficiency is more and comes from improved well partitioned

Revised Manuscript Received on November 22, 2019.

* Correspondence Author

B.Hemamalini, Department of Applied Electronics Engineering, Gojan School of Business and Technology, India. Email: hemababun@gmail.com

R.Ramadhurai, Assistant Professor, Department of Electronics Engineering, Gojan School of Business and Technology, Chennai, India. Email: ramadhurai.r@gmail.com

S.Mahaboob Basha, Assistant Professor, Department of Electronics Engineering, RMK Engineering College, Chennai, India. Email:phoenix_basha@yahoo.com

structures and well defined prediction modes, enhanced entropy coding algorithms. But the major limitation from this well-defined algorithms [1-4] that they need a number of computations to be defined as well as executed, which consumed more power dissipation and energy. This is major drawback while smart mobiles, tablets and smart electronic gadgets are using. These all are battery powered devices. So, less power dissipation and less energy consumed hardware designs of HEVC video codecs should make better for battery resources.

Motion estimation is exploited the video sequences abundant in temporal redundancy due to the high frame rates in video encoding. Integer Motion Estimation (IME) searches earlier encoded frames and located memory for encoding the current Fractional Motion Estimation (FME) searches interpolated with current and reference pixels. A motion vector (MV) can be generated when determined the best match. Sum of absolute difference (SAD) is used in IME for determine the best match. SAD process is consuming more time for HEVC encoder. To overcome this issue, the power efficient adder compressor is proposed for low power oriented full search block based motion estimation (LP-FSBME) architecture. SAD architecture consists of subtraction, absolute operation, adder tree process and accumulation to be done to get final SAD value. An adder compressor can be used instead of adder tree to reduce the delay and power than conventional adder tree techniques [5]. Section 2 describes the literature survey of various adder techniques advantages and disadvantages, section 3 defines the basic low power oriented full search block based motion estimation (LP-FSBME) algorithm, section 4 proposed the power efficient adder compressor technique in low power oriented full search block based motion estimation (LP-FSBME) algorithm, section 5 discussed results and compared proposed method with conventional methods. Finally, section 6 concludes the paper.

II. LITERATURE SURVEY

In digital system, Adder operation is an essential for arithmetic operations. Many of the adder circuit designs have been introduced [6]. Most successful adder is Ripple carry adder (RCA) for N-bit numbers. RCA can be cascaded of full adder to add two N-bit numbers, the carry out bit to next full adder as carry input. RCA takes more time due to

this cascading. To overcome this delay issue, S. Knowles [7] proposed Carry Look-ahead



Published By:

Low Power Oriented Full Search Block Based Motion Estimation (LP-FSBME) Architecture Using Power Efficient Adder Compressor For H.265 Coding Techniques.

Adder (CLA). CLA can predict the advance carry signal, this helps to enhance the speed by using the generating and propagating signal for every bit. Therefore, the carry bit can be computed before the sum computation which reduces the carry waiting time.

P. M. Kogge and H. S. Stone [8] proposed a parallel prefix adder, known as Kogge-Stone adder (KSA). KSA is faster than RCA and CLA because of less logic depth and less fan out. However, the major drawback is complexity in wiring and occupied large area than CLA. To overcome wiring complexity in KSA, R. E. Ladner and M.J. Fischer [9] proposed Ladner-Fischer parallel prefix adder (LF-PPA). However, LF-PPA sustains the minimum logic levels than KSA, this costs fan-out problem more.

To solve the issues in LF-PPA and KSA, R. P. Brent and H. T. kung [10] proposed BK-PPA. But speed of the adder is due to the large number of levels. Therefore, it occupied less area with more delay than KSA.

As computation complexity in parallel prefix adder, more logic designs, Adder Compressor proposed parallel carry computation with the compression of bits to improve the speed and to reduce the energy. The major advantage of this proposed method that less dependency of bits over delay, power and energy.

III. LOW POWER ORIENTED FULL SEARCH BLOCK BASED MOTION ESTIMATION (LP-FSBME)

The figure 1 defines the best match technique and minimum SAD of LP-FSBME in the search range from (-16, -16) to (15, 15), and the current pixel frame and reference pixel frame memory consists of 4-bank memory.




Fig. 1.Low Power Oriented Full Search Block Motion Estimation Algorithm

The block diagram of LP-FSBME consists of $^{4} \times ^{4}$ SADs, $^{2} \times ^{12}$ shift registers, minimum SAD detector, best motion vector (MV), is shown in figure.2. Figure.3 defines the SAD architecture, which consists of $^{4} \times ^{4}$ processing elements (PEs), and adder. Minimum SAD detector detects minimum SAD and MV.




Fig. 2. Block Diagram of LP-FSBME




Fig. 3. Architecture of SAD

IV. PROPOSED METHOD

The block diagram of the Low power efficient adder compressor of SAD architecture is shown in figure. 4.




Fig. 4. Low power efficient adder compressor of SAD architecture

The adder compressor is introduced 16:2 compressor. The proposed adder compressor (16:2 adder compressor) consists of four different types of adder compressors, such as 7:2 adder,

5:2 adder, 4:2 adder, and 3:2 adder. Full adder is also known as

Published By:



3:2 adder. The architecture of the 16:2 adder is shown in figure 5.




Fig. 5. Architecture of Power Efficient 16:2 Adder Compressor

The 7:2 adder contains primary 7-bit inputs, 2-bit outputs along with the secondary 2-bit inputs and 2-bit outputs. Secondary input and outputs are input and output carries of the 7:2 adder, shown in figure 6.




Fig. 6. Circuit Design of 7:2 Adder

Secondary input and output carries are required to receive previous carry data as input, send the resultant carries of 7:2 adder as outputs. 5:2 adder contains 5-bit inputs, 2-bit output along with the secondary internal input and output carries, shown in figure 7.




Fig. 7. Circuit Design of 5:2 Adder

4:2 adder contains 4-bit inputs, 2-bit output along with the secondary internal input and output carries, shown in figure 8.




Fig. 8. Circuit Design of 4:2 Adder

The 3:2 adder contains 3-bit inputs, 2-bit outputs, shown in figure 9. The major advantage of proposed adder compressor is that it has reduced critical path than other conventional adders.




Fig. 9. Circuit Design of 3:2 Adder (Full Adder)

V. RESULTS AND DISCUSSIONS

In this section, SAD architectures have analyzed the throughput of ME for fast execution. H.265 encoder software is used to describe the synthesis frequency of SAD unit, considered three types of video frames with the resolution of 1080x720 pixels with 30fps. The hardware implementation of proposed method is done in Xilinx Virtex 7 FPGA XC7VX1140T device with speed grade 1 in Xilinx software version 14.5 tool, developed in Verilog Hardware Description Language (Verilog-HDL), and simulated in ISE simulator for tennis, BQ terrace and Kimono videos. The proposed power efficient adder compressor is implemented in LP-FSBME and compared with the conventional algorithms, such as full search block matching algorithm (FSBME) [2], MMEA [15][16] and RCSEA [6], LP-FSBME [17]. In synthesis, the proposed method is area efficient and less delay than conventional techniques. By using the Xilinx Xpower Analyzer tool, the proposed method is computed and compared with the conventional methods, shown in table-I. Table-I compared the proposed method with the conventional methods in gate counts, lookup tables (LUTs), Registers, Frequencies (MHz), and power consumption. Figure 10 describes the gate count comparison of conventional methods with proposed method.



Low Power Oriented Full Search Block Based Motion Estimation (LP-FSBME) Architecture Using Power Efficient Adder Compressor For H.265 Coding Techniques.

Figure 11 describes the LUTs comparison of conventional methods with proposed method. Figure 12 describes the register count comparison of conventional methods with proposed method. Figure 13 describes the maximum frequency comparison of conventional methods with proposed method. Figure 14 describes the Power consumption comparison of conventional methods with proposed method.

Table- I: Hardware Cost Comparison

| Methods | FSBME | MMEA | RCSEA | LP-FSBME | PROPOSED |
|------------------------|-------------|-------------|-------------|-------------|--------------|
| | [11] | [15-16] | [6] | [17] | |
| Video Spec. | 1080P@30fps | 1080P@30fps | 1080P@30fps | 1080P@30fps | 1080P@30fps |
| Gate Count | 950K | 920K | 1014K | 754K | 717 K |
| Look Up Tables | 6700 | 6150 | 5200 | 4410 | 3981 |
| Registers | 4941 | 4447 | 3794 | 3312 | 3221 |
| Max Frequency (MHz) | 250 | 220 | 142 | 204 | 278 |
| Power consumption (mW) | 48.67 | 128.44 | 280 | 40.14 | 37.78 |




Fig. 10. Compare Gate Count of Proposed Method With Conventional Methods.




Fig. 11. Compare Lookup Table of Proposed Method With Conventional Methods.




Fig. 12. Compare Registers of Proposed Method With Conventional Methods.




Fig. 13. Compare Maximum Frequency of Proposed Method With Conventional Methods.




Fig. 14. Compare Power Consumption of Proposed Method With Conventional Methods.

VI. CONCLUSION

Power efficient adder compression technique is used in of low power full search block motion estimation (LP-FSBME). The major advantage of the power efficient adder compression technique is reduced the critical path while adding carry bit in the consequent adder. This step made area efficient and less delay and more power efficient by reducing

the adder bits. The proposed method is implemented in virtex 7 FPGA XC7VX1140T device



with speed grade 1 in Xilinx software version 14.5 hardware design tool, designed in Verilog Hardware Description Language (Verilog-HDL) and simulated by using the ISE simulator for tennis, BQ terrace and Kimono videos. The Xilinx power tool analyzer is helped to compute and compare the power analysis of the proposed and conventional methods. In future enhancement, new methods of residue number system (RNS) based adders will be developed for power efficient motion estimation applications.

REFERENCES

- 1. T.C. Chen et al, "Analysis and Architecture Design of an HD720p 30 Frames/s H.264/AVC Encoder," IEEE Trans. Cir. Syst. Video Tech., vol. 16, no. 6, pp. 673-688, June 2006.
- 2. L. K. Liu and E. Feig, "A block-based gradient descent search algorithm for block motion estimation in video coding," IEEE Trans. Circuits Syst. Video Technol, vol. 6, pp. 419–423, Aug. 1996.
- 3. J. Y. Tham, S. Ranganath, M. Ranganath, and A. Kassim, "A novel unrestricted center-biased diamond search algorithm for motion estimation," IEEE Trans. Circuits Syst. Video Technol, vol. 8, pp. 369-377, Aug. 1998.
- H. Gharavi and M. Mills, "Block-matching motion estimation algorithmsnew results," IEEE Trans. Circuits Syst., vol. 37, pp. 649-651, May 1997.
- C.-H. Chang, J. Gu, and M. Zhang, "Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," IEEE Trans.Circuits Syst. I, Reg. Papers, vol. 51, no. 10, pp. 1985–1997, Oct. 2004.
- Bart R. Zeydel, DursunBaran, V Vojin G. Oklodbzija, " Energy-efficient design methodologies: high performance VLSI adders," IEEE Journal of Solid State Circuits, vol. 45, no. 6, pp. 1220-1233, June 2010. S. Knowles, "A family of adders," in 14th IEEE Symp. Computer
- Arithmetic, pp. 14-16, 1999.
- P. M. Kogge and H. S. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence equations," Computers, IEEE Transactions, vol. C-22, no. 8, p p. 786-793, Aug. 1973.
- R. E. Ladner and M. J. Fischer, "Parallel prefix computation," Journal of The ACM, vol. 27, pp. 831–838, Oct. 1980.
- R. Brent and H. Kung, "A regular layout for parallel adders," Computers, IEEE Transactions on, vol. C-31, no. 3, pp. 260-264, March 1982.

AUTHORS PROFILE



B. Hemamalini receieved B.E. in ECE from Velammal Engineering College(Affiliated to Anna University), Chennai, India in 2017. At present pursuing M.E. in AE in Gojan School of Business and Technology.



R. Ramadhurai received B.E. in ECE from A.V.C Colllege of Engineering(Affiliated to Anna University), Myladuthurai, India in 2005 and MTech- VLSI Design in Sathyabama University, Chennai, India in 2012. At present working as Assistant Professor in Gojan School Of Business and Technology, Chennai, India from 2006 to till date.



Retrieval Number: A10161191S19/2019©BEIESP

DOI: 10.35940/ijitee.A1016.1191S19

S. Mahaboob Basha received B.E. in ECE From Anjuman Engineering College, Karnatak University, India in 1998 and M.E., Applied Electronics in GCT, Coimbatore in 2003. At present pursuing Ph.D. in Anna University in the area of VLSI Design from 2010 to till date.

