Fuzzy Based Combined Feed-Forward and Feed-Back Controlled Dynamic Voltage Restorer for Enhanced Fault Ride through Capability in DFIG based Wind Turbines

Siddu Balarami Reddy, M. Ramasekhara Reddy

Abstract – In this paper, Fault ride through (FRT) capability is enhanced using dynamic voltage restorer (DVR) in a wind turbine-driven doubly fed induction generator (DFIG). For effective control of the DVR, Fuzzy based combined feed-forward and feed-back (CFFFB) voltage control is used. The performance of DVR using CFFFB with PLC control is observed during balanced and unbalanced conditions in terms of voltage sag mitigation, reduced THD, fault current control and dc-link voltage balancing. The advantage of control strategy is validated utilizing simulation of 1.5MW DFIG-WT and results shows better reactive power support during faults condition.

Keywords: Doubly-fed induction generator (DFIG), dynamic voltage restorer (DVR), Fault ride through (FRT), combined feed-forward and feed-back control.

I. INTRODUCTION

In modern days, the impact of wind energy improvement is increased worldwide. Due to this positive force in improvement of wind energy is commonly amazing message for environmental transformation and clean imperative originators. In any case, the operators of the grid were not predicted this much growth in the wind energy so we require the grid code to sustain as stable operation in network. Fault ride through (FRT) is the most difficult grid code for wind farms and gives wide challenges for variable speed wind turbines under transient conditions. During fault conditions, wind farms never again allowed to separate from the grid, rather are required to supplying reactive power to grid and run as common power plants [1].

Among wind turbines (WT), DFIG are most supreme type due to their ability of variable-speed wind turbine and controllable of real power and reactive power. Despite fact that DFIG-WT are most popular type but the operation of the DFIG is susceptible to disturbances of grid. At fault instant, the DFIG voltage is reduces this leads to reduction in the generation of real power so for stabilize real power RSC increase rotor current. Consequently, the RSC rises the voltage of rotor this leads to over voltages are occurred in dc-link. Generally, the crowbars are used to reduce the higher currents in the rotor to protect the converters during faults condition. But after the activation of crowbar system, the crowbar disconnects RSC and short circuiting the rotor through parallel resistance. Because of this existence of parallel resistors, DFIG consumes reactive power from grid and acts like induction generator rather of reactive power supporting to grid [2]. To reduce higher currents in rotor, additional approaches are recommended by crowbar with integration of dc-link chopper, series breaking resistor and static synchronous compensator (STATCOM) [3].

Fig.1. (a) FRT grid code. (b) grid code reactive power requirement

To enhanced FRT capacity, a couple of advanced methods are so far being suggested in DFIG-WT. For FRT capability the Germany setup the grid code requirements are appeared in Fig.1(a) and 1(b), even under faults the turbine must stay allied below the represented line which is displayed in Fig 1(a) and clearance of the fault must be 20% of rated power/sec. Reactive current abutment is to be obtained by wind turbines as delineated in fig 1(b) and these are to be completed within 20ms after fault instant [4].

STATCOM is a shunt device connected at PCC and used to give elevated performance in transient voltage control. Under fault conditions, the higher currents flow in rotor. To secure rotor side converter (RSC) from these higher currents the STATCOM takes the crowbar help. The STATCOM minimize the fault clear time and increased decelerating torque of generator. This result increases the stability region of the generator and mechanical pressure also increased. DVR

Revised Manuscript Received on December 05, 2019.

* Correspondence Author

Siddu Balarami Reddy*, M.Tech (student), Dept. of Electrical Engineering, JNTUA, Ananthapuram, Andhra Pradesh, INDIA.

M. Ramasekhara Reddy, Assistant professor, Dept. of Electrical Engineering, JNTUA University, Ananthapuram, Andhra Pradesh, INDIA.
implementation is a better explication and no need of protective circuit when operated. Fig 2 shows that generalized representation of DFIG with DVR. In contrast DVR is direct explication and more effective for voltage restoration at its load terminals when voltage is interrupted at source terminals [5].

Fig. 2 .Generalized representation of DVR with DFIG

The effectiveness of explication of control technique implemented in DVR to enhanced FRT capability in DFIG is determined for various fault in grid. DVR control is obtained by various steps, that are reference generation, current and voltage modulation [6]. In Feed-Forward control, switching pulses for VSI is obtained by modulator by applying the reference voltage directly. Though it has advantages of simplicity, disadvantages like inferior transient response, and because of phase shift steady state error is occurred and voltage drop on series filter and injection transformer are present [7]. A feedback or combined feedback and feed forward controller are implemented to reduce above problems. In this circuit, measured voltage is returned to voltage controller. But this also has a poor THD values during transient period which produce high spike in power and voltage.

In this paper, DVR with fuzzy controlled CFFFB is used for voltage control. Enhancement FRT capability and THD in DFIG-WT using DVR with Fuzzy controlled CFFFB is discussed for both balance and unbalanced faults. Construction of the paper is as follows. Section two confers about DFIG with DVR modelling, section three analyzes about DVR control and simulation results are tested under transient conditions and also harmonic mitigation is discussed in section four, followed by a conclusion.

II. MODELING OF DFIG AND DVR

Understanding of DFIG performance in transient conditions is important in order to implement advanced methods to enhanced the FRT capacity. In DFIG, stator is connected to grid directly and rotor is linked with slip rings and back-to-back voltage source converter (VSC) to grid. Here RSC and GSC are converters connected at rotor side and grid side respectively and both provides up to 25-30% of machine’s total capacity.

DFIG equivalent circuit is simulate in synchronous dq reference frame shows in Fig.3. voltage, current and flux mathematical expressions shown below.

\[
\begin{align*}
  v_{ds} &= R_s i_{ds} + \frac{d\lambda_{ds}}{dt} - \omega_c \lambda_{qs} \\
  v_{qs} &= R_s i_{qs} + \frac{d\lambda_{qs}}{dt} + \omega_c \lambda_{ds} \\
  v_{dr} &= R_r i_{dr} + \frac{d\lambda_{dr}}{dt} - (\omega_c - \omega_r)\lambda_{qr} \\
  v_{qr} &= R_f i_{qr} + \frac{d\lambda_{qr}}{dt} + (\omega_c - \omega_r)\lambda_{dr} \\
\end{align*}
\]

(1)

Here \(v_{dqr}\) and \(v_{dqs}\) are voltage of dq rotor and stator. \(i_{dqr}\) and \(i_{dqs}\) are currents of dq rotor and stator. \(\omega_c\) and \(\omega_r\) are angular frequency of supply and rotor. \(\lambda_{dqr}\) and \(\lambda_{dqs}\) are flux linkages of dq rotor and stator respectively. \(R_c\) is rotor resistance, \(R_s\) is stator resistance.

\[
\begin{align*}
  L_s &= L_{ds} + L_m \\
  L_r &= L_{dr} + L_m \\
\end{align*}
\]

(2)

Here, \(L_s\) and \(L_r\) are inductance and leakage inductance of rotor. \(L_{ds}\) and \(L_{dr}\) are inductance and leakage inductance of stator. magnetizing inductance is \(L_m\).

\[
\begin{align*}
  \lambda_{ds} &= L_{ds} i_{ds} + L_m i_{qr} \\
  \lambda_{qs} &= L_{qs} i_{qs} + L_m i_{dr} \\
  \lambda_{dr} &= L_{dr} i_{dr} + L_m i_{qr} \\
  \lambda_{qr} &= L_{qr} i_{qr} + L_m i_{dr} \\
\end{align*}
\]

(3)

Under stator flux-oriented control, reactive power (Q_s) is control by rotor d-axis current components and real power (P_s) is control by current components of q-axis rotor.

\[
\begin{align*}
  P_s &= \frac{3}{2} (v_{ds} i_{qs} + v_{qs} i_{ds}) \\
  Q_s &= \frac{3}{2} (v_{ds} i_{dqr} - v_{dqs} i_{dqr}) \\
\end{align*}
\]

(4)

A.MODELING OF DVR

DVR is a VSC equipped with LC type filter and a coupling transformer and connected at PCC in series to DFIG-WT and grid to correct fault voltages in system. PWM technique is utilized to provide switching pulses to VSC. For synchronization, PLL is used to find phase angle. During faults, DVR inject the voltage into the system to maintain constant terminal voltage of DFIG-WT, as per grid code, DVR must provide the full voltage compensation under faults. Rating of DVR power in-phase compensation is shown below

\[
S_{DVR} = \sum_{k=1}^{3} V_{DVR,k}^{ref} + I_L
\]

(5)

\(V_{DVR,k}^{ref}\) denotes the RMS value of DVR injection voltage in phase K. \(I_L\) denotes total current in RMS.

Change in real power between grid and DVR is shown below

Fig. 3: DFIG equivalent circuit
\[ P_{DVR} = P_L - P_R \]
\[ = \beta \cdot V_L \cdot I_L \cdot \cos \Psi - \sum_{k=a, b, c} V_{DVR,k} \cdot I_L \cdot \cos \Psi \]  
\[ V_{DVR,k} = \sqrt{2} \cdot \left| I_L - V_{g,k} \right| \quad \text{and} \quad k = a, b, c \]

DVR injects voltage with same phase angle of grid voltage. Here, \( \Psi \) denotes phase difference between \( V_g \) and \( I_L \) before and after sag. \( \delta \) represents phase difference between \( V'_L \) and \( V''_L \) and also difference between \( I'_L \) and \( I''_L \) shown in Fig 4.

### III. DVR CONTROL TECHNIQUES

#### A. CFFFB CONTROL TECHNIQUE

Control technique of DVR should include reference generation, transient control, fault occurrence at start and end and also protection. On grid side, Pre-sag voltages are carried by Feed-Forward control to detect voltage fault before DVR. \( V_{Ldref} = V_0 \) (where \( V_0 \) represents \( V_{Ldref} , V_{Lbref} , V_{Lcref} \)), is reference regulated by voltage of load bus respectively.

\[
V_{Ld} = V_0 \sin (\omega t) \\
V_{Lb} = V_0 \sin \left( \omega t - \frac{2\pi}{3} \right) \\
V_{Lc} = V_0 \sin \left( \omega t + \frac{2\pi}{3} \right)
\]

Feed-Back control observes mitigation of voltage after DVR on DFIG side for protection of converter DC-link voltage control is over seen. Both feed-back and feed-forward controls are included in combined control. During faults condition, immediate detection of voltage sag plays an important role for controlling. Balanced and unbalanced sag is calculated by phase jump. References of sinusoidal voltage are obtained by PLL using reference of load voltage and implemented for dq co-ordinate controller. Transient response is observed by Feed-Forward control on DC-link voltage to obtain sag depth. To reduce steady state error Feed-back voltage control is performed. Implementation of FLC also helps in reducing the harmonics in the system during the fault periods. The control structure of FLC based CFFFB of DVR is shown in fig 5.

### B. FUZZY LOGIC DESIGN

Professor L.A Zadeh of university of California at Berkey initially designed the possibility of fuzzy logic in 1965. But it was not perceived before Dr E.H. Mamdani, utilized fuzzy controller in an application to controlled a programed steam motor in 1974. Increasing number of fuzzy usages accounted since 1980s incorporating in modern technology. In FLC numeric factor are changed into phonetic factors and controlled by arrangement of sematic rules.

#### TABLE 1: FLC rules

<table>
<thead>
<tr>
<th>CHANGE IN ERROR</th>
<th>ERROR</th>
<th>ERROR</th>
<th>ERROR</th>
<th>ERROR</th>
<th>ERROR</th>
<th>ERROR</th>
</tr>
</thead>
<tbody>
<tr>
<td>NB</td>
<td>NB</td>
<td>NB</td>
<td>NB</td>
<td>Z</td>
<td>PS</td>
<td>FM</td>
</tr>
<tr>
<td>NM</td>
<td>NB</td>
<td>NB</td>
<td>NB</td>
<td>PM</td>
<td>PM</td>
<td>PM</td>
</tr>
<tr>
<td>NS</td>
<td>PS</td>
<td>PM</td>
<td>PS</td>
<td>PS</td>
<td>Z</td>
<td>NM</td>
</tr>
<tr>
<td>Z</td>
<td>PM</td>
<td>PM</td>
<td>Z</td>
<td>NS</td>
<td>NM</td>
<td>NB</td>
</tr>
<tr>
<td>PS</td>
<td>PM</td>
<td>PS</td>
<td>Z</td>
<td>Z</td>
<td>Z</td>
<td>NB</td>
</tr>
<tr>
<td>PM</td>
<td>PS</td>
<td>Z</td>
<td>NS</td>
<td>NM</td>
<td>NM</td>
<td>NM</td>
</tr>
<tr>
<td>PB</td>
<td>Z</td>
<td>NS</td>
<td>NM</td>
<td>NM</td>
<td>NM</td>
<td>NB</td>
</tr>
</tbody>
</table>

In FLC, the information estimates are -1 and +1. Triangular state of enrollment position indicates...
for a specific \( E(k) \), it has a single overwhelming fuzzy subset. FLC error is defined as

\[
E(K) = \frac{P_{ph}(k) - P_{ph}(k-1)}{V_{ph}(k) - V_{ph}(k-1)} \tag{9}
\]

\[
CE(K) = E(K) - E(K-1) \tag{10}
\]

### TABLE 2. DFIG and DVR of Simulation parameters

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Quantity</th>
<th>Value and units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( P_{\text{DFIG}} )</td>
<td>Rated power of DFIG</td>
<td>1.5 MW</td>
</tr>
<tr>
<td>( w_c )</td>
<td>Cut-in speed, cut-out speed</td>
<td>3 m/s, 20 m/s</td>
</tr>
<tr>
<td>( V_{ph} )</td>
<td>Rated wind speed</td>
<td>11 m/s</td>
</tr>
<tr>
<td>( V_{st} )</td>
<td>Stator voltage/frequency</td>
<td>575 V/50 Hz</td>
</tr>
<tr>
<td>( R_s )</td>
<td>Stator resistance</td>
<td>0.023 pu</td>
</tr>
<tr>
<td>( R_r )</td>
<td>Rotor resistance</td>
<td>0.016 pu</td>
</tr>
<tr>
<td>( L_s )</td>
<td>Stator leakage inductance</td>
<td>0.18 pu</td>
</tr>
<tr>
<td>( L_r )</td>
<td>Rotor leakage inductance</td>
<td>0.16 pu</td>
</tr>
<tr>
<td>( H )</td>
<td>Generator inertia constant</td>
<td>0.685</td>
</tr>
<tr>
<td>( V_{dc} )</td>
<td>Nominal DC bus voltage</td>
<td>1500 V</td>
</tr>
<tr>
<td>( P_{\text{DVR}} )</td>
<td>Converter rating</td>
<td>30 %</td>
</tr>
<tr>
<td>( I_{DVR} )</td>
<td>DVR capacity</td>
<td>1.5 MVA</td>
</tr>
<tr>
<td>( C_{\text{DVR}} )</td>
<td>DVR Filter inductance</td>
<td>0.1 mH</td>
</tr>
<tr>
<td>( f_{\text{switch}} )</td>
<td>DVR Filter capacitance</td>
<td>1 ( \mu )F</td>
</tr>
<tr>
<td>( f_{\text{comm}} )</td>
<td>DVR Switching frequency</td>
<td>10 kHz</td>
</tr>
<tr>
<td>( \Delta V_{dc} )</td>
<td>DC-link voltage</td>
<td>300 V</td>
</tr>
<tr>
<td>( n_{\text{rated}} )</td>
<td>Series transformer ratio</td>
<td>1:1</td>
</tr>
</tbody>
</table>

### IV. SIMULATION RESULTS AND DISCUSSION

The enhancement of FRT capability is analyzed with the help of FLC based CFFFB of DVR Using simulation for a 1.5MW of DFIG-WT connected to grid in MATLAB under balanced and unbalanced sag conditions. DVR rating is 1.5MVA and it is connected at PCC through series transformer with 1:1 ratio. The simulation results tested FRT capability of DFIG-WT for various faults. DFIG-WT simulation parameters shown in Table 2. The performance of FRT capability using DVR is examine during balanced sag and unbalanced sag for 5 cycles of duration from 0.7s to 0.8s and also analyzed mitigation of harmonics and faults under short circuit condition. Enhancement of FRT capability using DVR with the help FLC-CFFFB is explained below.

**Case 1: 35% Balanced sag.**

**Case 2: 35% Unbalanced sag.**

**Case 3: short circuit fault.**

**Case 4: Harmonic spectrum analysis.**

### A. CASE 1: 35% BALANCED SAG

Operation of DFIG-WT using DVR is analyzed during 35% balanced sag of supply voltage. Operation of DVR during balanced sag is tested for 100ms between 0.7s to 0.8s and responses are shown in fig 8 and 9 under fault condition. The Fig 8(a) is supply voltage compensated by using DVR control shows in Fig 8(b). Fig 8(c) shows injected voltage of DVR.

**B. CASE 2: 35% UNBALANCED SAG**

Operation of DFIG-WT using DVR is analyzed during Single line to ground faults condition of unbalanced sag from 0.7s to 0.8s of supply voltage shows in Fig 10(a) and it is compensated using DVR with CFFFB control to maintain constant load voltage shows in Fig 10(b). Fig 10(c) shown injected voltage of DVR in volts.
Fig 9: The results of balanced sag between 0.7s to 0.8s using FLC-CFFFB of DVR for FRT capability. (a) Active power in pu. (b) Reactive Power in pu. (c) Rotor speed in pu. (d) DC-link voltage in volts. (e) Stator current in pu. (f) Rotor current in pu.

Fig. 10. The results of DVR using FLC-CFFFB control for unbalanced condition.

When grid fault occurs, the DFIG supply the active power is almost zero, this leads to stress on mechanical system. At that instant, the DFIG-WT has capable to send the real power using DVR to grid shown in Fig 11(a). there by the DFIG is keep the active power at 1.5 MW and provide smooth power generation even under fault conditions and also supplying reactive power using DVR shown in Fig 11(b). Improvement of FRT capability is important to maintain stability under fault condition. During fault condition, stator and rotor currents increased at that time RSC controlled real and reactive power separately and maintain rotor speed at 1.2 pu shown in Fig 11(c). Fig 11(d) shown DC-link voltage value below threshold limits of 1.35 pu. DVR reduces higher currents to protect the rotor and continue to its operation. The currents of stator and rotor values are well under threshold limits shows in Fig 11(e) and 11(f) and it takes at least 4 cycles to get stable condition.

Fig 11: The results of Unbalanced sag between 0.7s to 0.8s using FLC-CFFFB of DVR for FRT capability. (a) Active power in pu. (b) Reactive Power in pu. (c) Rotor speed in pu. (d) DC-link voltage in volts. (e) Stator current in pu. (f) Rotor current in pu.

C. CASE 3: SHORT-CIRCUIT FAULT (3LG FAULT)

The operation of DFIG-WT using DVR is analyzed during short circuit condition between 0.7s and 0.8s. The supply voltage under short circuit condition is shown in Fig 12(a) and voltage drop compensated by using DVR with CFFFB control to maintain constant load voltage shows in Fig 12(b). Fig 12(c) shows injected voltage of DVR.

Fig. 12. the results of DVR using FLC-CFFFB control for short circuit condition.
Fuzzy based Combined Feed-Forward and Feed-Back Controlled Dynamic Voltage Restorer for Enhanced Fault Ride Through Capability in DFIG based Wind Turbines

During fault conditions the real power reduces but the DFIG takes the DVR help to balance the real power shows in Fig 13(a) and also the DFIG gives reactive power to grid to continue its operation using DVR shows in Fig 13(b). DVR supply voltage using VSC through LC type filters and coupling transformer to correct the faulty line voltages. Therefore, control structure of DVR is does not change during fault conditions and moreover it accept the real and reactive power supporting to grid under faults.

The CFFFB is a combination of FLC based feed-forward and feed-back control. FLC is used to get the deviation voltage and that required voltage is compensated using DVR. Due to the sudden drop voltage in short circuit condition, the DC-link shows sudden peak value but the voltage value is present under threshold value at 1.35 pu. The stator and rotor currents values also present below the threshold values shows in Fig 13(e) and 13(f). When DVR is removed, the stator and rotor currents oscillate and it takes at least 4 cycles to get normal values and these results shows enhancement of FRT capability using DVR with FLC based CFFFB during fault conditions in DFIG-WT. Among the fault conditions, short circuit condition is poor and it depends more on DVR. DVR and DFIG simulation parameters shown in table 2.

Table 3: Comparison of harmonic mitigation using PI and FLC of DVR

<table>
<thead>
<tr>
<th>% THD values</th>
<th>DVR load voltage with PI based CFFFB</th>
<th>DVR load voltage with FUZZY based CFFFB</th>
</tr>
</thead>
<tbody>
<tr>
<td>35% Balanced sag</td>
<td>6.61%</td>
<td>2.74%</td>
</tr>
<tr>
<td>35% Unbalanced sag</td>
<td>6.63%</td>
<td>2.76%</td>
</tr>
<tr>
<td>Short circuit fault</td>
<td>14.96%</td>
<td>4.63%</td>
</tr>
</tbody>
</table>

D. CASE 4: HARMONICS SPECTRUM ANALYSIS

When grid fault occurs, the harmonics shows more negative impact on the grid. To reduce the harmonics in the DFIG-WT, the operation of DVR is analyzed based on various controllers, the harmonic mitigation using DVR with PI controller is shows in Fig 14 and the harmonic mitigation using DVR with FLC controller is shows Fig 15. From Fig 14 and Fig 15 we conclude that the DVR with FLC shown %THD values below the IEEE 519 standards. Table 3 shows the exceptional development in DVR operation with help of FLC-CFFFB control.

Fig. 14. Harmonic spectrum shows THD 14.96 % of Load voltage using DVR with PI-CFFFB during short circuit condition.

Fig. 15. Harmonic spectrum shows THD 4.63% of Load voltage using DVR with FLC-CFFFB during short circuit condition.
based CFFFB control. In terms of percentage THD values, the performance of both controllers is observed and found that FLC-CFFFB of DVR provides the lesser harmonic disturbance.

V. CONCLUSION

This paper investigates the enhancement of FRT capability using FLC-CFFFB of DVR in DFIG based WT. The operation of the PI and FLC is compared in DVR for the voltage sag mitigation, smooth real power, reactive power support and current control during transient conditions. As per IEEE standards, comparison of two controllers in terms of percentage THD shown that using FLC-CFFFB of DVR provides good harmonic compensation and simulation results show that DVR is well-suited for enhanced FRT capability in DFIG-WT.

REFERENCES


AUTHORS PROFILE

SIDDU BALARAMI REDDY has graduated his B.Tech from Y.S.R Engineering college of Y.V.U, Proddatur, A.P, India and currently he is pursuing M.Tech (EPS) from JNTUA college of Engineering and technology, Ananthapuramu-515003, A.P, India.

M. RAMASEKHARA REDDY has graduated his B. Tech from M.S. Bidve Engineering college, Latur in 1999, M.H, India and M. Tech from JNTUA College of Engineering, Ananthapuram in 2007, AP. Presently he is the assistant professor in electrical engineering from the JNTUA College of Engineering, antapuramu, AP, India.