

Performance of Efficient CMOS Power Amplifier for ISM Band Applications



M. Saritha, M. Janaki Rani, M. Anand

Abstract: Power amplifiers are one of the most important functional blocks in the Radio Frequency (RF) frontend for reliable wireless communications. The power amplifiers amplify and boost the input signal to needed output power. The signal is amplified to create it sufficiently high for the transmitter to propagate the needed distance to the receiver. Such as power amplifiers are expected to need low-power communication while producing a relatively high output power with more efficiency. The trans-receiver has various blocks such as filters, Voltage Control Oscillator (VCO), Low Noise Amplifier (LNA) and power amplifier. Among these, the most power hungry device is a power amplifier. The efficiency of the power amplifier can be 100%, but practically it is just 55%. So, the scope of improvement in efficiency in a power amplifier will be an interesting and most challenging task. As well defined architecture, including linear functional block synthesis, which is complex in designing CMOS power amplifier for different applications. This article describes the different state-of-the-art design biasing class and advanced RF CMOS power amplifier for Industrial, Scientific, and Medical (ISM) band applications.

Keywords: complementary metal-oxide semiconductor, radio frequency, power amplifiers, and reliable wireless communication.

I. INTRODUCTION

Generally, the power amplifier is the last block of a Transmitter Systems (TSs). It amplifies a weak signal to a power level required to transmit a signal, which is called a large signal amplifies. Due to the fact that in order to get a large signal power at the output, the voltage of the input signal should be very large. The PA has a wide application area such as Bluetooth, radar system, Wireless Local Area Network (WLAN), mobile communication, and also medical, military applications [1],[2]. Based on applications power amplifiers can be categorized into two types such as Audio Power Amplifiers (APA) [3], [4] and Radio Frequency Power Amplifiers (RFLPs) [5], [6]. In RFLPs, RF signals amplifying a specific band of frequency and avoiding the unwanted frequency components. The APAs perform with the audio frequency range, for example driving a loudspeaker.

Revised Manuscript Received on December 30, 2019.

* Correspondence Author

M. Saritha*, Research Scholar, ECE Department, Dr.M.G.R.Educational and Research Institute University, Chennai, India.

M. Janaki Rani, Professor, ECE Department, Dr.M.G.R.Educational and Research Institute University, Chennai, India.

M. Anand, Professor, ECE Department, Dr.M.G.R.Educational and Research Institute University, Chennai, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

The demand for a low cost and system on a chip for mobile terminals has led to the development of a highly integrated, a low distortion and high power efficiency CMOS power amplifier for wide baseband applications like Long Term Evolution (LTE) [7].

Traditional CMOS power amplifier is a double stage differential source-grounded amplifier with inductive load [8], [9], linearization methods have been utilized to enhance distribution and power efficiency [10], [11]. In the past decades, many power amplifiers has been proposed to enhance both power amplifier Power Back-off (PBO) efficiency and linearity. Dynamically adapting the power amplifier biasing current to the envelope signal can enhance the AM-AM linearity but may not address the AM-PM linearity [12], envelope elimination and restoration power amplifier [7], polar power amplifier scheme [13], poses a stringent trade off on supply modulator for its efficiency, dynamic range and bandwidth [14], frequently compromising the performance in practice. In envelope tracking power amplifier [15], the supply modular requirements are relaxed, minimized the peak efficiency because of utilizing of a linear power amplifier as opposed to switching power amplifier in envelope elimination and restoration systems and increases the complexity for pre-distortion. The Direct Digital Amplitude Modulation (DDAM) is another polar power amplifier. Although, generally single branch DDAM power amplifiers are achieved class-B PBO efficiency performance only [16]. In this paper, different types of the power amplifier are reviewed. This review based on a fully integrated power amplifier utilizing CMOS technology. The most of amplifiers presented in this paper are performing at various frequency bands and aiming at applications for wireless services such as 5G, satellite communication and so on. Finally, the performance of existing power amplifier methods is analyzed in terms of linearity, output power, power consumption, power gain and power added efficiency, which is tabulated.

II. POWER AMPLIFIER

Design of power amplifier is one of the challenging tasks in the Very large scale integrated (VLSI). Earlier Bipolar Junction Transistor (BJT) were utilized for fabricating amplifiers. However, with the start of CMOS technology, the Metal Oxide Semiconductor Field Effect Transistors (MOSFET) have found huge applications in the fabrication of analog as well as digital circuits. Otherwise, employing MOSFET has its consequences.



This paper compares the designs of different power amplifiers utilizing CMOS technology. Because of the basic idea behind utilizing CMOS technology is a reduction in cost and size and at the same time requirement of low power [17]. Several various topologies and design strategies exist that help with designing of these amplifiers. Block diagram of the CMOS power amplifier is shown in figure .1. It consists of two stages such as driver stage and power stage. These both stages are biased with individual bias voltages. Various configurations are applied to the driver stage and the power stage to operate properly [18].





Fig. 1 Block diagram of the CMOS power amplifier

Input and output matching networks are utilized to minimize the return losses to achieve a high gain and output power. Although inter-stage matching is also needed between power and driver stages. In the last decade, various PA design architectures (general cascade, self-biased cascade, differential cascade, power combining) have been introduced to achieve the desired performances. These architectures are suffered by non-linearity, high power consumption, low output power, low gain and low power added efficiency [19]. Hence, a high-performance power amplifier must urgently be modeled to satisfy the rising demands for industrial, scientific and medical (ISM) band applications. This paper is aimed to analyze the different aspects of the design and performance of a power amplifier for ISM band applications.

Taxonomy of power amplifier


The power amplifier can be classified based on power classes A, B, C, D, E, F, AB and so on. The power classes are categorized based on the types of bias applied to the RF transistors. The classes A, B, an AB are represented as linear amplifiers, and classes C, D, E, and F are labeled as non-linear amplifiers.



Linear based power amplifier


The class-A amplifier is biased such that the output device of amplifier conducts 360° throughputs the full cycle and as a consequence, the power loss is increased in which turn leads to having low efficiency. By differently, the class-B amplifier is operated similarly to class - A amplifier, but its

output device conducts only a half of the sinusoidal cycle. Hence, the power loss is reduced and efficiency is improved compared to class A-amplifiers. Finally, the class AB amplifier is a combination of class-A and class-B amplifiers, in that both amplifiers can be on at the same time for a short period and hence enhances the efficiency [20]. The limitation of power dissipation more in this amplifier that utilized in the restricted area of low-frequency range. Further, these 4- types of amplifiers used in the restricted area of a low-frequency range. In these four types of the amplifier, further classified according to their biasing conditions and conduction angles.



Non-linear power amplifier

The class-C amplifier, conducts less than half cycle, experiences higher distortions and noise effects [21]. However, the efficiency of the class C power amplifier is better, which suffers from poor dynamic range. The class D amplifiers also known as the switching amplifier, it has a low power loss because the active devices are kept either fully on or fully off. Class E amplifier is preferred for the design of RF power amplifiers because class E has a higher theoretical efficiency than classes D and F. Class F amplifier operates in a unique manner by implementing the output network such that drain voltage and drain current do not overlap with each other. The non-linear characteristics but has better efficiency and again. Here, with the help of some linearization methods are used to working in a power amplifier for a given frequency range. It is expressed in Eq. (1.1)



$$\text{Power dissipation} = \int_0^{2\pi} V_m \times I_m \sin(\phi - \pi) d\phi \quad (1.1)$$

Hybrid class amplifier

The hybrid class power amplifier has its benefits and limitations respectively of combination if two- various classes. To solve these drawbacks and further developments will be done with many classes such as classes BD power amplifier, class EF power amplifier are the particular classes of interest. To design this power amplifier the use of class EF will give special attention to get better performance with low voltage supply. This operating class has the benefit of getting high bandwidth with frequency range is a form of 1.5 to 3 GHz.

III. PERFORMANCE PARAMETER

The performance of the CMOS power amplifier has evaluated in terms of several parameters. Most significant aspects of a power amplifier design are output power, power gain, power consumption, PAE, etc. An inevitable trade-off exists among these factors and these trade-off creates power amplifier design challenging at CMOS downscaling. These key factors used for assessing transmitter performance has described as follows.

Power consumption

Total power consumption of a power amplifier is the sum of dynamic and static power consumption. It is defined as equation (1.2).

$$P_{total} = P_s + P_D \tag{1.2}$$

Where P_s is static power consumption and P_D is dynamic power consumption.

Output power

The output power refers to the quantity of power that must be delivered to the load and it is considered the most significant aspect of a power amplifier design. The power gain and efficiency have a trade-off with output power. Output power is denoted by dB and expressed as Eq. (1.3).

$$P_{dBm} = 10 \lg \frac{P_{out}}{10^{-3}} \tag{1.3}$$

Where P_{out} represented real output power with Watt as its unit.

Efficiency

The efficiency of the power amplifier can be categorized into two types: Drain efficiency and PAE. Drain efficiency is the ratio of the RF output power to Direct Current (DC) power dissipation, which is defined as in equation (1.4). The PAE is defined as the output power gained subtracted by the input power and then divided by the DC power dissipation, as shown in equation (1.5).

$$Drain\ efficiency = \frac{P_{out}}{P_{(DC, drain)}} \tag{1.4}$$

$$PAE = \frac{(P_{out} - P_{in})}{P_{(DC, drain)}} \tag{1.5}$$

Where P_{in} is input power.

Linearity

Linearity is defined as the scenario in which the output of the device varies linearly with respect to the variations of the input. Linearity has become increasingly significant in

current RF communication structures. High linearity means that the P_{out} gained is linear to the input power.

Power gain

Generally, power amplifiers have one to three stages and the drive stage can only output a few milli watts (MW). Thus, the power gain requires to be taken into account. It is expressed as in equation (1.6).

$$power\ gain = \frac{P_{out}}{P_{in}} \tag{1.6}$$

Hence, to satisfy the current demand, the power amplifiers should be designed to have less power consumption, high output power & power gain, high PAE and linearity.

IV. EFFICIENT RF POWER AMPLIFIER ARCHITECTURE

Power amplifier design has developed rapidly and has become more advanced. The rapid growth of ISM band devices demands a low cost and low power consumption solution. However, considerable achievements have been attained in CMOS, and analyzing this goal remains challenging for System-on-Chip (SOC) designers. This section provides a description of every advanced RF power amplifier that has been potential to be implemented.

Envelop Tracking RF power amplifier

This architecture is significant improvement technique depends on the order envelop EER architecture, incorporating a modulator for shaping the PA power supply according to low-frequency envelope. The efficiency of the envelop tracking power amplifier is roughly the product of envelope amplifier, significantly and RF power amplifier drain efficiency. It can be expressed in (1.7).

$$\eta_{overall} = \eta_{Envelop\ amp} \cdot \eta_{RF\ power\ amplifier} \tag{1.7}$$

Hence the model of high-efficiency envelope amplifier is complex to the overall efficiency of envelope tracking power amplifier system.




Fig. 2 Block diagram of envelop tracking RF power amplifier

Figure .2 shows the block diagram of envelop tracking RF power amplifier. Envelop tracking block depicts that the DC-DC converter has been replaced by Envelop Racking Supply (ETS). This takes in information about the envelope to ensure that it provides the correct voltage output to the RF power amplifier, so that it runs in its linear portion but dissipating the minimum heat.



The architecture requires high power regulators with precise control, which is the major drawback of envelope tracking RF power amplifier.

Doherty RF power amplifier

Doherty power amplifier is based on Active Load Concept (ALC), which is suitable decrease the impedance transmission of Active Amplifying Device (AAD), hence forcing the latter to operate its high-efficiency conditions for a pre-determined range of input and output power levels. The active load concept highly depends on output impedance inverter therefore latter receives several researcher attention.




Fig. 3 Block diagram of Doherty RF power amplifier

Figure.3 shows the block diagram of Doherty RF power amplifier. It consists of a splitter, carrier amplifier, peak amplifier, and three Quarter Wave Transmission (QWT) lines. The carrier amplifier is realized by a Linear Power Amplifier (LPA) to satisfy the linear requirements of the RF output signal. In order to improve the efficiency of the carrier amplifier at power back-off regions, and the peak amplifier, it is realized by a Non LPA because of its high efficiency, and Line 1 is used to modulate the load resistance of the carrier amplifier by using the Active Load Pull (ALP) method. Since Line 1 introduces a 90° phase shift to the RF output signal from the carrier amplifier, Line 2 is added to the RF path of the peak amplifier to balance the phase shift. The third line is added to find impedance transformation because the output impedance of a typical RF system is 50 Ohm. The RF input signal is divided into two categories by using a splitter. When the input power range is very low, only the carrier amplifier performs and the peak amplifier is shut down. In a Doherty power amplifier, power-added efficiency can be defined by utilizing the following equation (1.8).

$$\eta_{PAE} = \frac{P_{out} - P_{in}}{\sum_{n=1}^m V_{DDn} I_{DQn}} \tag{1.8}$$

Here V_{DDn} represents the power supply of the n^{th} power amplifier in a Doherty power amplifier configuration, I_{DQn} represents the quiescent current consumed by the power amplifier and m is the total number of parallel power amplifier branches. The Doherty power amplifier is very simple and less complex

circuitry reacting to the input signal required compared to envelope tracking architecture.

Out phasing RF power amplifier

The out-phasing modulation scheme is used to improve both linearity and efficiency of AM broadcast transmitters. Considerably, its applications are extended up to microwave frequency under the Linear Amplification and Nonlinear Component (LINC).




Fig. 4 Diagram of out phasing RF amplifier

Figure.4 shows the diagram of an out-phasing RF amplifier. The out-phasing is a linear power amplifier system for an Amplitude Modulated Signal (AMS) having a linear transfer function over a wide range of the signal levels of input by combining the outputs of two nonlinear power amplifiers, which are driven with signals of constant amplitude (CA) but with various time-varying phases corresponding to the envelope of the input signal. Theoretical out-phasing power amplifier efficiency comes close to 100% where the practical power amplifier compensation can be defined in equation (1.9).

$$\eta_{outphasing\ power\ amplifier} = \frac{2\cos^2\phi}{\sqrt{(2\cos^2\phi)^2 + (\sin 2\phi - \sin 2\phi_{comp})^2}} \tag{1.9}$$

Here, ϕ is the outphasing angle, ϕ_{comp} is the compensation angle. For an outphasing power amplifier, a particular power combiner is needed. General power combiners do not provide sufficient performance, hence particular phase-compensated ones are needed. Furthermore, power combiners are also one of the major issues.

V. LITERATURE SURVEY

This literature review shows that few efficient techniques are available for power amplifier designs. The development of CMOS power amplifiers is operating at a different frequency that is explained in this study in terms of power amplifier techniques and performance point of view. Researchers suggested many optimization techniques to improve linearization and bandwidth of power amplifiers. In this section, a brief evaluation of some significant contributions to the existing methods is presented about power amplifiers. In Table.1, the advantages, disadvantages, and performance measures are described for existing power amplifier designs.



Table. 1 Performances comparison of the CMOS power amplifiers

Authors	CMOS technology	Supply Voltage	Performance Measure
Oishi et al. [8]	90 nm CMOS	0.9 V	PAE – 39 % and Adjacent channel leakage ratio is -41 dB.
Kaymaksut et al. [10]	40 nm CMOS	1.5 V	Frequency of 1.9 GHz. Output power 23.4 dB. Gain 21.3 dB.
Haghighat et al. [21]	180 nm CMOS	3.3 V	Center frequency 2.6GHz, PAE is 31.25 in maximum linearity point. 12.3% improvement at power level. Output power 20.2 dB.
Solar et al. [22]	180 nm CMOS	3.3 V	The power gain of 21.1 Db. PAE is 29%.
Kaymaksut et al. [23]	40 nm CMOS	1.5 V	Peak PAE of the amplifier is 34 %, BOLs are still as high as 25.5% and 19.7%. The amplifier achieves 18.4% PAE.
Ryu et al. [24]	130 nm CMOS	3.3 V	1-dB compression point (p1) of 31.9 dBm. PAE at p1 dB of 51%. Output power 22.8 dBm and of 30.1 % were obtained.
Santos, E. L et al. [26]	130 nm CMOS	1.8 V	Power gain 26.5 dB and 35.9 dB and a peak PAE of 38 % with a 1.8 V power supply. The power consumption of the PA is minimized from 225 mW in the highest-gain mode to 179 mW for the lowest gain.
Kang et al. [27]	180 nm CMOS	2.8 V and 3.5 V	A PAE of 34%, an Error Vector Magnitude (EVR) of 3.2%, and an Adjacent Channel Leakage Ratio (ACLR) of -32.5 dB at an average output power of 26 dBm.
dos Santos et al. [28]	130 nm CMOS	Stable DC power supply	Gain from 22.4 dB to 31 dB, with power consumption ranging from 171 mW to 196.2 Mw.

VI. CONCLUSION

This paper comprehensively discussed the class of power amplifier and different advanced RF power amplifier architectures of CMOS power amplifier design. Many researches have been developed by various researchers to enhance the performance RF power amplifiers in CMOS technology with different nm technology. Several researchers have tried to maximize the output power, improve linearization, bandwidth, and several others have worked to minimize the power consumption to achieve ultra-low power. From this review, a few studies have enhanced the power gain. Performance requirement of the specific parameter must be identified and focused on designing CMOS power amplifier. Linearization, output power, power efficiency, and consumption are the major performance parameters of PA that are must be considered. The comparison table showed that the Doherty RF power amplifier IS highly suitable for designing an efficient CMOS power amplifier and that can analyze the demand for PAE, output power and high power gain by ISM band communications. Finally, the class biasing for PA would be

class AB if high efficiency is highly demanded desired power amplifiers.

REFERENCES

1. Mussa Mabrok, Zahriladha Zakaria and Nasrullah Saifullah, Design of Wide-band Power Amplifier Using Power Combining Technique for S-band Communication Applications, International Journal of Applied Engineering Research ISSN 0973-4562 Volume 12, Number 21 (2017) pp. 11447-11450.
2. Tang, Fang, Shiping Li, Bo Wang, Amine Bermak, Xichuan Zhou, and Shengdong Hu. "A Low Power Class-AB Audio Power Amplifier With Dynamic Transconductance Compensation in 55 nm CMOS Process." IEEE Transactions on Circuits and Systems I: Regular Papers 63, no. 9 (2016): 1360-1369.
3. Høyerby, Mikkel, Jørgen Kragh Jakobsen, Jesper Midtgaard, and Thomas Holm Hansen. "A 2times 70\$ W Monolithic Five-Level Class-D Audio Power Amplifier in 180 nm BCD." IEEE Journal of Solid-State Circuits 51, no. 12 (2016): 2819-2829.
4. Alizadeh, Mahmoud, and Daniel Rönnow. "A two-tone test for characterizing nonlinear dynamic effects of radio frequency amplifiers in different amplitude regions." Measurement 89 (2016): 273-279.
5. Hanna, T., N. Deltimple, M. S. Khenissa, E. Pallecchi, H. Happy, and S. Fregonese. "2.5 GHz integrated graphene RF power amplifier on SiC substrate." Solid-State Electronics 127 (2017): 26-31.



6. Oishi, Kazuaki, Eiji Yoshida, Yasufumi Sakai, Hideki Takauchi, Yoichi Kawano, Noriaki Shirai, Hideki Kano et al. "A 1.95 GHz fully integrated envelope elimination and restoration CMOS power amplifier using timing alignment technique for WCDMA and LTE." *IEEE Journal of Solid-State Circuits* 49, no. 12 (2014): 2915-2924.
7. Kanda, Kouichi, Yoichi Kawano, Takao Sasaki, Noriaki Shirai, Tetsuro Tamura, Shigeaki Kawai, Masahiro Kudo et al. "A fully integrated triple-band CMOS power amplifier for WCDMA mobile handsets." In 2012 IEEE International Solid-State Circuits Conference, pp. 86-88. IEEE, 2012.
8. Kaymaksut, Ercan, and Patrick Reynaert. "3.4 A dual-mode transformer-based doherty LTE power amplifier in 40nm CMOS." In 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 64-65. IEEE, 2014.
9. Kousai, Shouhei, Kohei Onizuka, Junji Wadatsumi, Takashi Yamaguchi, Yasuhiko Kuriyama, and Masami Nagaoka. "Polar antenna impedance detection and tuning for efficiency improvement in a 3G/4G CMOS power amplifier." *IEEE Journal of Solid-State Circuits* 49, no. 12 (2014): 2902-2914.
10. Kousai, Shouhei, Kohei Onizuka, Takashi Yamaguchi, Yasuhiko Kuriyama, and Masami Nagaoka. "A 28.3 mW PA-closed loop for linearity and efficiency improvement integrated in a +\$ 27.1 dBm WCDMA CMOS power amplifier." *IEEE Journal of Solid-State Circuits* 47, no. 12 (2012): 2964-2973.
11. Afsahi, Ali, Arya Behzad, Vikram Magoon, and Lawrence E. Larson. "Linearized Dual-Band Power Amplifiers With Integrated Baluns in 65 nm CMOS for a 2.4 GHz MIMO WLAN SoC." *IEEE Journal of Solid-State Circuits* 45, no. 5 (2010): 955-966.
12. Yu, W-H., W-F. Cheng, Y. Li, C-F. Cheang, P-I. Mak, and R. P. Martins. "Low-complexity, full-resolution, mirror-switching digital predistortion scheme for polar-modulated power amplifiers." *Electronics Letters* 48, no. 24 (2012): 1551-1553.
13. M. Hassan, P. M. Asbeck, and L. E. Larson, "A CMOS dual-switching power-supply modulator with 8% efficiency improvement for 20 MHz LTE envelope tracking RF power amplifiers," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2013, pp. 366–367.
14. Kang, Daehyun, Byungjoon Park, Dongsu Kim, Jooseung Kim, Yunsung Cho, and Bumman Kim. "Envelope-tracking CMOS power amplifier module for LTE applications." *IEEE Transactions on Microwave Theory and Techniques* 61, no. 10 (2013): 3763-3773.
15. Chowdhury, Debopriyo, Lu Ye, Elad Alon, and Ali M. Niknejad. "An efficient mixed-signal 2.4-GHz polar power amplifier in 65-nm CMOS technology." *IEEE Journal of Solid-State Circuits* 46, no. 8 (2011): 1796-1809. (2013): 31.
16. Pankaj Rangaree, Dr. G.M.Asutkar, Review on Design and Performance Analysis of Low Power Transceiver Circuit in Wireless Sensor Network, *IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)* e-ISSN: 2278-2834,p- ISSN: 2278-8735.Volume 11, Issue 1, Ver. I (Jan. - Feb .2016), PP 01-05
17. Santana, Diogo B., Hamilton Klimach, Eric Fabris, and Sergio Bampi. "CMOS RF Class-E power amplifier with power control." In 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS), pp. 371-374. IEEE, 2016.
18. Sahu, Shridhar R., and A. Y. Deshmukh. "DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIERS IN 0.13 UM RF CMOS TECHNOLOGY FOR 2.4 GHZ WLAN APPLICATIONS." *International Journal of VLSI design & Communication systems* 4, no. 4.
19. Kim, Joonhyung. "Linear CMOS power amplifier using continuous gate voltage control." *Microwave and Optical Technology Letters* 60, no. 2 (2018): 337-341.
20. Samal, L.; Mahapatra, K.K.; Raghuramaiah, K. Class-C power amplifier design for GSM application. In *Proceedings of the 2012 International Conference on Computing, Communication and Applications*, Tamilnadu, India, 22–24 February 2012; pp. 1–5.
21. Haghight, Mohsen, and Abdolreza Nabavi. "Fully integrated CMOS power amplifier with linearity and efficiency enhancement using 2nd harmonic injection technique." *Analog Integrated Circuits and Signal Processing* 90, no. 1 (2017): 81-91.
22. Solar, Héctor, Roc Berenguer, Joaquín de No, Iñaki Gurutzega, Unai Alvarado, and Jon Legarda. "A fully integrated 23.2 dBm P1 dB CMOS power amplifier for the IEEE 802.11 a with 29% PAE." *Integration* 42, no. 1 (2009): 77-82.
23. Kaymaksut, Ercan, and Patrick Reynaert. "Dual-mode CMOS Doherty LTE power amplifier with symmetric hybrid transformer." *IEEE Journal of Solid-State Circuits* 50, no. 9 (2015): 1974-1987.
24. Ryu, Namsik, Seunghyun Jang, Kwang Chun Lee, and Yongchae Jeong. "CMOS Doherty amplifier with variable balun transformer and adaptive bias control for wireless LAN application." *IEEE Journal of Solid-State Circuits* 49, no. 6 (2014): 1356-1365.
25. Yoon, Youngchang, Jihwan Kim, Hyungwook Kim, Kyu Hwan An, Ockgoo Lee, Chang-Ho Lee, and James Stevenson Kenney. "A dual-mode CMOS RF power amplifier with integrated tunable matching network." *IEEE Transactions on Microwave Theory and Techniques* 60, no. 1 (2011): 77-88.
26. Santos, E. L., Bernardo Leite, and A. Mariano. "Multimode 2.4 GHz CMOS power amplifier with gain control for efficiency enhancement at power backoff." In 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), pp. 1-4. IEEE, 2015.
27. Kang, Daehyun, Byungjoon Park, Chenxi Zhao, Dongsu Kim, Jooseung Kim, Yunsung Cho, Sangsu Jin, Hadong Jin, and Bumman Kim. "A 34% PAE, 26-dBm output power envelope-tracking CMOS power amplifier for 10-MHz BW LTE applications." In 2012 IEEE/MTT-S International Microwave Symposium Digest, pp. 1-3. IEEE, 2012.
28. Dos Santos, Edson Leonardo, Marco Antonio Rios, Luis Schuartz, Bernardo Leite, Luis Lolis, Eduardo Gonşalves de Lima, and André Augusto Mariano. "A fully integrated CMOS power amplifier with discrete gain control for efficiency enhancement." *Microelectronics journal* 70 (2017): 34-42.
29. Wagner, Eric, and Gabriel M. Rebeiz. "Single and Power-Combined Linear E-Band Power Amplifiers in 0.12- μ m SiGe With 19-dBm Average Power 1-GBaud 64-QAM Modulated Waveforms." *IEEE Transactions on Microwave Theory and Techniques* 67, no. 4 (2019): 1531-1543.
30. Lim, Wonseob, Hyunuk Kang, Wooseok Lee, Jongseok Bae, Sungjae Oh, Hansik Oh, Seunghwan Chae, Keum Cheol Hwang, Kang-Yoon Lee, and Youngoo Yang. "Dual-Mode CMOS Power Amplifier Based on Load-Impedance Modulation." *IEEE Microwave and Wireless Components Letters* 28, no. 11 (2018): 1041-1043.