

Design of Low Power 4bit 6T-Sram Cell for Data Storage using Finfet 32NM Technology



Sujata. A.A, Lalitha. Y.S

Abstract: The presentation of the proposed FinFET based 6T SRAM cell has been assessed for its activity in low control space, indicating less SCEs, ultra little access time and high steadiness. The static clamor edge, spillage current, control dissemination and sub-limit current of FinFET based 6T SRAM cell at 32nm has been contrasted and MOSFET based 6T SRAM cell at 32nm innovation hub. It has been seen during the reproduction that the deferral among compose and read and power dissipation of FinFET based 6T SRAM cell is radically decreased when contrasted and regular MOSFET based 6T SRAM cell. The static power dissemination with differing width of Load, Driver and Access transistor of FinFET based model has additionally been weighed against MOSFET based model. At last, control dissemination and static clamor edge at 32nm for both MOSFET and FinFET based 6T SRAM cell have been contrasted all together with comprehend the subjectively conduct of the cell at various innovation hubs of the proposed FinFET model. It tends to be valued that the gadgets without anyone else's input don't add to the current joining period. Yet, until, a circuit investigation utilizing the proposed gadgets is attempted, the full advantages of joining can't be caught. Rationale and memory circuit plan in Nano scale system requires power over spillage flows with gadget level parameter varieties. After the wonderful decrease in Leakage current and power dissemination, a similar methodology is then executed to cutting edge SRAM cells. We have thought about different progressed proposed FinFET based SRAM cells with the customary progressed MOSFET based SRAM cells. The huge spillage decrease has been seen when we have changed from traditional MOSFET models to FinFET models. Finally, process parametric varieties at circuit level, gadget level and material level on FinFET based 6T SRAM cell is talked about and the instrument to control these varieties is introduced in the proposal. Procedure parametric varieties like word line, bit line, control supply tweaks is appeared and examined. Temperature impact is likewise appeared and talked about in the postulation. Every one of the recreations have been performed on Cadence Virtuoso at 45 nm innovation. Our investigation demonstrates that, utilization of FinFET gadget with characteristic body decreases spillage current and improves the driving capacity. Consequently, we presume that FinFET can develop as one of the promising possibility for decreasing spillage segments making it effective for low power and superior SRAM cell structure in nanoscale system. In this paper SRAM investigation as far as Static Noise Margin, Data Retention Voltage,

Read Margin and Write Margin for low control application is considered. Static Noise Margin (SNM) is one the very pinnacle of fundamental limitations for structuring memory since it influences read edge just as the compose edge. In the SRAM cell SNM is identified with the NMOS and PMOS gadget's edge esteems. High Read and Write Noise Margin are additionally huge difficulties in the plan of SRAM.

Keywords : SRAM, 6T-SRAM, Noise Margin, Read Margin, Write Margin, power, delay, Virtuoso.

I. INTRODUCTION

In VLSI chips, the majority of the design area increases, is depending on the arrays and its density of the chip is more and finally its leads to technology suffering problems as priority issue. Technology has been scaled down from 180nm to 32 nm without compromising the number transistors integration on the chip, the major problem is dopant fluctuations or variations in the thinness of oxide, preservation of the logic levels, short circuit in the channel effects and sudden changes in the threshold voltages and current driving of planar [2]. The main internal structural issue that it has high electric field due to transverse, scattering of the electronics within the channel between source and drain and variable resistance formations and its effects in mobility of carrier density (J). The CMOS based SRAM design is used for arrays i.e cascading of the larger circuit's then number of parameters variations like amplification factors, scaling of device, and variations in current density and degradation in voltage levels at the output [1].

The entire VLSI chips which are used in microprocessors, controllers and other applications, the main vital device (component) is SRAM and its arrays for designing of larger VLSI circuits. As the transistor device is scaled down to smaller Width to Length (W/L) ratio and same is used for designing of the SRAM's then there are larger variations in fluctuations in current, voltages and threshold. Hence, the new technology is looking for stable and non-effective for environments as Si technology is depending on it and this becomes a complex and major challenging task in advanced technologies [3]. The FinFET devices, the Double Gate is controlling the flow of the current between source and drain and it will avoids SCE's so more scaling can be done and in FinFET devices can dope lightly so that tunneling effects in currents from biasing of forward, reverse, band to band is negligible, this paper main concentrated on immunity noise and leakage of static currents [4]. FinFETs have risen as options in contrast to ordinary mass MOSFETs in scaled innovations because of predominant entryway channel control, lower SCE's and higher adaptability.

Revised Manuscript Received on December 30, 2019.

* Correspondence Author

Sujata. A.A*, Associate Professor, Faculty of Engineering & Technology (Exclusively for Women) Sharnbasava University, Kalaburagi, Karnataka, India. Email: sujata.kamlapurkar@gmail.com

Dr. Lalitha. Y.S., Professor, Department of ECE, DON Bosco Institute of Technology, Bangalore, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

In any case, reduction in width of FinFETs obliges the structure of FinFET circuits SRAM's, particularly SRAMs estimating is basic for the circuit strength. The unfriendly impacts of width quantization can be alleviated by proper gadget circuit co-structure of FinFETbased recollections. This part portrays some of such systems with an accentuation on the gadget circuit cooperation's related with every philosophy. The effect of various innovation choices in FinFETs like door under lap, blade direction, balance stature, entryway work function and free control of the entryways on the solidness, power and execution of 6 T SRAMs is talked about [5]. In [6] focused on the advances of the scaling for FinFET based 22nm technology by considering the leakage current, swing of threshold voltages, barrier reduction of drain current induced and control of current within the channel. This work results shows that there is a improvement of 35 to 55 % in gate current and voltages control. The MIGFET SRAM design is improved in terms of Noise Margin is about 10% as compared to SoI MOSFET's [6]. The 9T SRAM with sub threshold cell with high information steadiness, least compose time and most minimal compose control utilization for superior just as low power framework is displayed. In this work, single line is used for both write and read operations so that low voltage threshold transistor gate can be achieved. The working edge, compose power and compose time have improved radiantly utilizing double VtFinFET gadgets and inverter input circle cutting procedure during read and compose task. The proposed 9T cell has accomplished 1.86× and 1.06× better composition capacity when contrasted with 7T cell and 8T SRAM cell individually [7]. When data bit is writing or reading from the SRAM cell, the capacitance of the coupling is increases along the load line, this effects on the SRAM performance and also on power consumption and dissipation. Therefor this paper work is mainly focuses on the power consumption and stability on the DC current and also concentrated on delay due RC components. To overcomes these problems, IGFET with common multigate model is presented and finally it is tested in term of stability and functionality wise [8]. The SRAM cell design by using 7T with differential compose and single finished read activities working in the close edge district is proposed. The structure depends on changing an as of late proposed 5T cell by incorporating V_{th} for the high logic and low logic transistors to improve the stability for the write and read operations. To improve the operation of noise for read static by retaining more margins for write and faster write operations an additional entrance transistor is utilized and the limit voltages of the SRAM transistors are fittingly set. Also, to keep up the low spillage intensity of the cell and increment the Ion/Ioff proportion of its entrance transistors, a high VTH transistor is utilized in the draw down way of the cell. To evaluate the viability of the proposed cell, its qualities are contrasted and those of 5T, 6T, 8T, and 9T SRAM cells [9-10]. proposed a FinFET-based 6T SRAM cell. The proposed FinFET-based 6T SRAM cell offers better solidness regarding Static Noise Margin (SNM) and Read Noise Margin (RNM). During the read tasks, SRAM cell dependability examination depends on the SNM in light of the fact that numerous memory mistakes may happen [11]. The rapid low power dynamic circuit structure procedure has been proposed utilizing 20nm FinFETs. By applying the fitting clock and rest sign to the back entryways of the FinFETs, the proposed circuit can productively control the dynamic power.

During the pre-charging period, V_{th} of PMOS is controlled low so a quick precharging can happen [12].

II. PROBLEM STATEMENT FROM RELATED WORK

As CMOS gadgets are scaled past 45 nm, dopant focuses achieve their pragmatic breaking points, and irregular dopant change and V_t control become real concerns [19]. This influences the SRAM gadgets the most as the sizes are incredibly little and the variances are conversely relative to the square foundation of length and width item. A realized arrangement is to control the V_t by utilizing body/well or backgate inclinations. One difficult issue with individual well/body or back-entryway predisposition is the expanded format territory and intricacy, and along these lines higher cost. The FinFET execution of the 8T-decoupled structure [26]. By depending on an AND work, the WLS sign is ON just when both the bit-select (section power) and wordline sign are ON. This totally dispenses with halfselect steadiness issues that emerge when the wordline of an unselected cell is ON. Peruse strength can be limited by depending on a differential sense enhancer topology that helps with releasing the bitlines. By and large, cell soundness is improved. This is accomplished without affecting the exhibition of the plan; the PG works in full limit during Read/Write. To obtained the less static noise margin (SNR), low leakage current, perfect control on the current flowing between source and drain, perfect write and read bits from SRAM and lessor power consumption or dissipation, an advanced SRAM is required and it can be used in latest technology chips like VLSI chips.

III. PROPOSED SRAM DESIGN USING 32NM FINFET TECHNOLOGY

This research work predominantly concentrations on design contemplations of SRAM design with double-gate (DG) which is based on FinFET to get more performance, less leakage current with low threshold voltage and low power consumption for VLSI chips using fingering concepts and exclusive physical, theoretical and practical perceptions of DG-FinFET transistors. The fingering is to reduce the resistance of the channel so that burden for controlling of the current is easy. Finally the optimized FinFET based SRAM is designed and simulated in Cadence Software tool of version 6.1.4 using 32nm technology and the obtained results are compared with conventional SRAM design and technologies such as SoI and bulk-Si in terms of performance level, power, control of current and leakage. The fingering is mainly for reducing of the area of the design by compromising the number transistors. The designed SRAM circuit is proved that the scalability, good conduction for the write and read operations.

A. Requirements and Functionality Metrics For The Designing Of 4-Bit SRAM

Huge exhibit structures must be appropriately intended to address the tradeoffs among execution, power, territory, and security.

To keep up great usefulness and plan edges, gadget quality proportion tradeoffs (pass-door to-dismantle down and passgate-to-pFET) regarding gadget size and edge voltage are broke down. Regularly higher-limit voltages are set to address backup spillage control, and now and again the gadget length is expanded [12]. Expanding the gadget length to bring down spillage can affect word line and bitline stacking and, henceforth, sway execution. Ideal structure working conditions, as far as the plan supply voltage, are likewise recognized. To limit control dissemination, the supply voltage is regularly decided as the base supply voltage, V_{min} that meets structure usefulness necessities. All the more as of late, cutting edge processor structures depend on discrete rationale and SRAM supplies to improve plan soundness within the sight of unsuitable spillage and procedure variety. This loosens up the necessities on V_{min} contrasted with the single supply case. Deciding the base supply voltage for low-control activity requires the investigation of the SRAM cell usefulness. Generally, static clamor edges were utilized to examine cell dependability. In any case, it has been appeared, especially for PD/SOI advancements, gadget to-gadget vacillations, notwithstanding hysteric V_t variety brought about by the gliding body design can result in cell flimsiness during Read/Write activities regardless of whether the static soundness, as far as the static commotion edge of the phone, is high. Subsequently, SRAM execution measurements must be gotten from the dynamic conduct of the cell. The prescribed exhibition measurements are the dynamic "read soundness" and "writability." These measurements are progressively exhaustive in light of the fact that they are gotten from real transient recreations. Notwithstanding catching SOI body impacts, they represent the effect of cell arrangement and fringe hardware. We will next talk about powerful security and writability of the cell. Without loss of simplification, we will accept a SRAM cell putting away "0" on hub L and "1".

B. Read Stability

When data bit '0', the Pull-Down (PD) and Pass Gate (PG) transistors are operates in voltage divider in prechaged mode of operation through bit lines such as BL_L and L shown in Fig.1. The cell is assume to be stable, then the maximum voltage level due to noise node L shown in Fig.1. should justify the criteria of write signal as shown in eq.(1)

$$Voltage_{max}(L) < P * supply\ voltage (V_{dd})$$

where P is less than 1 - - - - - (1)

C. Working of 6T SRAM Cell

The 6T SRAM cell contains a pair of weakly cross coupled inverters holding the state, It also contains a pair of access transistors to read and write the states[2]. The write operation is done by driving the desired value and its compliment into the bit lines named as *bit* and *bit_b*, then raising the word line named as *word*. The Overpowering of the data is done using the cross coupled inverters. The pre charging of the two bit lines is first set to *high* and then let to *float*. When *word* is raised the *bit_b* is pulled down, indicating the value of the data. The main challenge of the SRAM is to ensure that the circuit holding the state is weak enough to ensure the write operation by overpowering the previously stored value and strong enough so that it can be retained during the read

operation. Both of them should be ensured to for proper READ and WRITE operations respectively. SRAM operation is divided into two phases. Let the two phases be called as $\phi 1$ and $\phi 2$. These are generated generally from *clk* (clock) and its complimentary *clkb*. In Phase 1, the read and write operations are performed. Here our main concern is phase 1 of the SRAM cell. Access transistors A1 and A2 are connected to bit and bit_b, so that we can read from the memory or write into the memory. If word line is equal to 1, we can access the access transistors and hence read and write operations can be performed. If word line is equal to 0, the access to the transistors will be off and memory will be in hold state[3]. In standby mode (or) hold mode (i.e.; wordline=0) the access transistors A1 and A2 are turned off. So as long as SRAM, the data will remain unchanged [4]. To write into the memory bit and bit_b acts as input, to read from the memory bit and bit_b acts as output lines.

D. Read Operation

In SRAM, for any operation to be performed, the word line should be high. To perform read operation, initially memory should have some value. Therefore let us consider memory has $Q=1$ and $Q'=0$. Raise the word line to high, to perform the read operation. bit and bit_b acts as output lines, and these bit lines are initially pre-charged i.e. there will be a node voltage V_{dd} at bit and bit_b. As Q and bit are high, there will be no discharge in the circuit. As Q' is 0, there will be a voltage difference between the Q' and the node voltage at bit_b, hence bit_b voltage decreases. Therefore there will be discharge in the circuit and current flows. Bit and bit_b are connected to the sense amplifier, this sense amplifier acts as a comparator, so When bit' is low the output will be 1. Hence input $Q=1$ and we got the output as 1, read operation verified. In the same way consider $Q=0$ and $Q'=1$ in the memory. There will be a discharge in the circuit at Q and bit, since there is voltage difference. The transistors must have ratio such that Q lies below the threshold region of P2/D2. This is called read constraint. As bit voltage decreases the output will be 0. when input $Q=0$, the output we get is 0. Therefore in both the cases read operation is verified.

E. Write Operation

Consider the memory bits consists of $Q=0$ and $Q'=1$. Initially word line is high and hence write operation can be performed. In the write operation bit and bit' are input lines. As we have control on the bit lines, initially make the bit_b connected to ground so that we can have the voltage difference between Q' and bit_b. To write 1 into the SRAM cell, D2 must be stronger than P2, this can be achieved by changing the aspect ratio of the transistors. Hence Q will be 1. Initially $Q=0$ after the operation $Q=1$, hence we write successfully into the memory.




Fig.1. Single bit 6T SRAM Cell with write and read bit lines




Fig 2: Top level design for 4bit 6T SRAM with write and read bit lines

F. Write Noise Margin

The compose commotion edge are acquired by clearing the inverters (QB and Q). The proportion of the capacity to compose information into the SRAM cell or the base piece line voltage connected for flipping the condition of the SRAM cell is considered as Write Margin. The SRAM Cell compose commotion edge esteem as a rule relies upon plan of the phone and is estimated utilizing butterfly bend appeared in Figure 4. The info information are sent to the bit-lines during a compose mode and to get to the phone the word lines are set. In the event that the bit-line is charged

to '0' the hub of the cell flips state from '1' to '0'. The circuit speaking to '1' at its yield and its bit-line associated with GND is connected to the hub to compose '0'. WM voltage is the greatest clamor voltage at bit lines when there is an effective compose task. Compose disappointment happens if commotion voltages surpasses the compose edge voltage. The SNM as a paradigm is the most widely recognized methodology. On the off chance that the WSNM is limited the compose capacity diminishes.




Fig.3. Write Margin Calculation from SNM.

G. Data Retention Voltage (DRV)

Information Retention Voltage is the base VDD vital for holding the data in the SRAM Cell [15]. Two hubs (q and qb) are accessible in SRAM cell to store estimations of '0' or '1' [14]. When diminishing the VDD the information in the SRAM cell stay steady and at a specific voltage flip in the territory of SRAM cell happens, the voltage at which flipping happens the Data Retention Voltage is gotten. The interior inverters Voltage Transfer Curves debases to a dimension that SNM of the SRAM cell diminishes to zero as appeared in the figure 6. On the off chance that the yield of the SRAM cell $q=1, qb=0$, it flips the incentive to $q=0, qb=1$. The power supply voltage VDD esteem diminishes, consequently information maintenance voltage ought to be somewhat more than the limit voltage. The limit voltage is 200mV, in this way SRAM flips its state if the esteem is diminished beneath 200 mV in reserve/read mode.

IV. DESIGN METHODOLOGY

A 6T SRAM is actualized in rhythm simple suite in 32nm innovation and is spoken to in figure 7. By and large in the plan the extent of NMOS and PMOS transistors is 100nm. To discover the cell proportion transistor NM2 is considered as driver transistor and NM3 is considered as the heap transistor. The proportion of driver transistor to stack transistor considered is in the scope of 1 to 2.5 for read task. Consequently the RM is corresponding to the CR. To discover the pullup proportion transistor PM1 is considered as burden transistor and NM4 is considered as the entrance transistor. The proportion between access transistor and burden transistor considered is in the scope of 3 to 4. Subsequently the compose edge is straightforwardly corresponding to the pullup proportion. The SNM is straightforwardly relative limit voltage V_{Th} and the DRV is legitimately corresponding edge voltage V_{Th} . For 32nm innovation the edge voltage of 200mV is commonly considered. The dependency of SNM with respect to the Cell Ratio (CR) is tabulated in Table 1 and the SNM for Cell Ratio from 0.8 to 1.6 is plotted in fig.4 (a) to (e).

Table 1: CR vs SNM

Cell Ratio	$W_1(\mu m)$	$W_5(\mu m)$	$W_3(\mu m)$	SNM
1	1.6	2	6.4	$398.2-132.2=266$
1.2	2	2	8	$324.3-60.7=263.6$
1.4	2.2	2	9.6	$350.3-62.1=288.2$
1.6	2.6	2	11.2	$404.4-56.27=348.13$
1.8	3.3	2	12.8	$416.8-44.61=372.19$




Fig.4: (a) SNM vs CR when CR=1.0 (b) SNM vs CR when CR=1.2 (c) SNM vs CR when CR=1.4 (d) SNM vs CR when CR=1.6 (e) SNM vs CR when CR=1.8

With the increase in cell ratio, SNM also increase, but the trade-off is the size of the transistors. For example to get SNM as 263.7mV the cell ratio is just 0.8, it means that it requires less area. Whereas when the SNM is 361.19mV the required cell ratio is 1.6 which is twice the area for 263.7mV SNM. Hence it is inferred from figure 9 that to get better SNM, areas have to be sacrificed. The dependency of SNM with respect to the Cell Ratio is calculated to find the respective Read Margin which is tabulated in Table 3 and the SNM for Cell Ratio from 1.0 to 1.8 is plotted in figure 6 (a) to 6 (e).




Fig.5: Graph of SNM vs CR

Table.2: Read Margin vs SNM

Cell Ratio	Read Margin	SNM
1.0	0.660	398.2-132.2=266
1.3	0.810	324.3 -60.7=263.6
1.4	0.826	350.3-62.1=288.2
1.6	0.852	404.4-56.27=348.13
1.8	0.879	416.8-44.61=372.19

(e)

Fig.6: (a) RM vs SNM when CR=0.8 (b) RM vs SNM when CR=1.0 (c) RM vs SNM when CR=1.2 (d) RM vs SNM when CR=1.4 (e) RM vs SNM when CR=1.6

The read margin is calculated as the ratio of SNM to the maximum value while finding SNM. For example, the read margin for the case CR=0.8 is calculated and shown in Fig.7.
 Read margin = $260.7 / 394.9 = 0.660$






Fig.7. Graph of Read Margin vs Cell Ratio

Layout design of 6T SRAM is as shown in Fig 9(a) and 9(b) with both DRC(Design Rule Chek) and LVS(Layout vs Schematic). As we see in the above figures there is no diffusion breaking which leads to uniform current flowing throught the device.And also another technology to not break the diffusion we used here is common drain sharing and commom source sharing we leads to reduce the area and uniform current flow as well.




(c)

(d)

WORK	POWER	AREA	DELAY	NO OF TRANSISTOR
EXISTING	2.8mW[8]	700um2[9]	12.33ps	6T
PROPOSED(1BIT)	593.0pW	2.5661um	10.43ps	6T
PROPOSED(4BIT)	2.37nW	34.2875u m	19.71ps	24T

Table.3 Comparison table






Fig 8: output waveform of 4bit 6T SRAM




Fig 9(a): Layout desing of 6T SRAM with clean DRC




Fig 9(b) Layout design of 6T SRAM with clean LVS

V. CONCLUSION

A 4BIT 6T SRAM is designed using FinFET transistors and implemented in Cadence software tool design suite in 32nm technology. The proposed SRAM is analyzed by simulating it for parameters like SNM. From the SNM verification an performance analysis is performed on Read Margin (RM) and Write Margin (WM). The RM and WM are verified by considering the values of cell ratio of 1.0 to 1.8 and pull up ratio of 3 to 4. Based on performance analysis of relationship between DRV and SNM, a statistical model is proposed to estimate the DRV value for an SRAM of given size. The proposed 4 bit 6T SRAM less power dissipation around 2.37mW (improvement is 0.7%), occupied area is 34.28um (improvement is 85%) by compromising the delay and number of transistors.

The device dimension is reducing as the technology grows resulting in variation of V_{th} which affects SRAM cell stability to great extent. From the simulation results good SNM is obtained by sacrificing the area. The DRV of 0.6V is obtained for cell ratio of 1 by setting the width of transistors M1 and M5 same. Read margin is calculated with respect to SNM is 0.66 and write margin with respect to 0.902. Here we have used drain sharing and source sharing to reduce the area and uniform current flow through the device as well.

REFERENCES

1. HON-SUM PHILIP WONG.et.al, "Nanoscale CMOS", PROCEEDINGS OF THE IEEE, VOL. 87, NO. 4, APRIL 1999, 0018-9219.
2. Gennady Zebrev.et.al, "Static and Dynamic Oxide-Trapped Charge-Induced Variability in Nanoscale CMOS Circuits", IEEE TRANSACTIONS ON ELECTRON DEVICES, 0018-9383, 2019 IEEE.
3. Vipul Bhatnagar.et.al, A boosted negative bit-line SRAM with write-assisted cell in 45 nm CMOS technology, 2018, Journal of Semiconductors, 39 025001.
4. Manish Shrivastava.et.al, LOW POWER SCHMITT TRIGGER BASED SRAM USING 32NM FINFET DEVICES, Processing of Materials, Minerals and Energy (July 29th – 30th),2214-7853, 2017.
5. Gupta, S. K., & Roy, K. (2015). Low power robust finFET-based SRAM design in scaled technologies. In *Circuit Design for Reliability* (pp. 223-253). Springer New York. https://doi.org/10.1007/978-1-4614-4078-9_11.
6. Nesamani, I. F. P., Manikandan, M., Lakshmi Prabha, V., Antony, N., & Mathew, J. (2017). Performance Enhancement of 22nm SRAM using Gate Engineered Multigate Independent FETs. *Materials Today: Proceedings*, 4(2), 4251-4259. doi:10.1016/j.matpr.2017.02.128.
7. Pahuja, H., Tyagi, M., Panday, S., & Singh, B. (2018). A novel single-ended 9T FinFET sub-threshold SRAM cell with high operating margins and low write power for low voltage operations. *Integration, the VLSI Journal*, 60, 99-116. doi:10.1016/j.vlsi.2017.08.004
8. Wei Lim, HueiChaeng Chin, Cheng Siong Lim, and Michael LoongPeng Tan, "Performance Evaluation of 14 nm FinFET-Based 6T SRAM Cell Functionality for DC and Transient Circuit Analysis," *Journal of Nanomaterials*, vol. 2014, Article ID 820763, 8 pages, 2014. <https://doi.org/10.1155/2014/820763>
9. Mohammad Ansar.et.al, "A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies", *INTEGRATION, the VLSI journal* 50 (2015) 91-106,0167-9260/& 2015 Elsevier B.V.
10. Behzad Ebrahimi.et.al, "Robust FinFET SRAM design based on dynamic back-gate voltage adjustment", *Microelectronics Reliability* 54 (2014) 2604-2612. <http://dx.doi.org/10.1016/j.microrel.2014.04.015>, 0026-2714/ 2014 Elsevier Ltd.
11. Kushwah, R. S., & Akashe, S. (2015). FinFET-based 6T SRAM cell design: analysis of performance metric, process variation and temperature effect. *International Journal of Signal and Imaging Systems Engineering*, 8(6), 402. doi:10.1504/ijssie.2015.072923.
12. A Priyadarshi.et.al, "Low-Power and High-Speed Technique for logic Gates in 20nm Double-Gate FinFET Technology", *Journal of Physics:*

AUTHORS PROFILE



University, KLB

Sujata. A.A., has teaching experience of 10 years. Worked in APPA Institute of Engineering & Technology, KLB for 2 years, GECW, KLB (8 years) has published 5 papers in international journals currently working as Associate professor in Faculty of Engineering & Technology (Exclusively for women) Sharnbasava



University, KLB

Lalitha Y. S was born on December 7, 1969 in India. She received B.E degree in Electronics and Communication Engineering and M.E. degree in Power Electronics from Gulbarga University Gulbarga, India, in 1991 and 2002 respectively. She received Ph.D degree from VTU Belagavi in 2013. She is working as Professor in Don Bosco Institute of Technology, Bangalore, Seven Research scholars working under her. She is Fellow member of IETE, Life member of ISTE, member of TIE. Her research interests include image Processing, Wavelet Transform coding. She attended many National Conferences and International Conferences, more than 40 International Journal papers. Reviewer for many national and international conferences.