

Edge Triggered Clock with Mtcmos Level Shifter Design for Soc Applications



S. Sinthuja

Abstract: Level shifter is used to communicate between low core voltage to high input and output voltage. It is an interfacing component between two voltages. Level Shifter enters between different modules for voltage communication without using any additional pin. To minimize power consumption due to different supply voltages in the level shifter circuits, voltage shifting from low to above threshold. MTCMOS is used in this technique along with edge triggered flip flop. In this technique the predicted power consumption reached below 1.5mW from the conventional power consumption. Using Different power supply predicted power consumption is achieved in this Technique.

Key word: level shifter, mtcmos, predicted power consumption, different power supply in different voltage domain. edge triggered flip flop.

I. INTRODUCTION

In SoC Applications, Power consumption is the major issues placed in day by day Challenges. The Techniques used to reduce power consumption among the literature, MTCMOS Technique with different supply voltage has taken the major role to reduce the power consumption and also used to reduce the leakage of power. The increase complexity of SoC's needed low power consumption. The reduction in leakage current in general purpose application such as wireless mobile and internet , phone, tablet etc. The technique used for multi supply voltage domain consists of partition of circuit into separate voltage. Higher supply voltage run for Time Critical domain circuit and Lower supply voltage run for low critical domain circuit. Voltage Island, MTCMOS Technique is used in this domain. To improve power efficiency Time-Critical Domains Run At Higher Power Supply Voltage (Vddh) and Non-Critical Sections Work At Lower Power Supply Voltage (Vddl).

II. TECHNIQUES USED

- **System On a Chip:**

Integrated all components in a single chip is system on chip. The typical applications are Embedded system power supply. Partition of domain in separate voltage domain

- **Voltage Islands:**

Depending on the timing requirement each voltage domain is operated at proper power supply. Partition of domain in separate voltage domain

- **Level Shifter**

There is a circuit linkage between low voltage domain to high voltage domain. Interconnection between two component.

- **Logic Level.**

In general digital circuit, Boolean logic is used. Binary 0 corresponds to logic low and Binary 1 corresponds to logic 1. The Range of Voltage depends on each level of the circuit. Logic level is usually determined voltage difference between signal and ground.

- **MTCMOS**

In Order to Optimize Delay and Power, MTCMOS Technique is used for high efficient. A transistor with multiple threshold voltage normally referred as MTCMOS Technique
A Low Vth Devices act as switch Faster. It is used to minimize clock period and critical path delay. A High Vth is Used to reduce static leakage power .

III. LITERATURE REVIEW

Chi, J.C. et al.(Jun.2007) proposed a voltage scaling with multiple supply is used for low power designs. The algorithm used a approaches greedy algorithm and an improving iterative optimization is used.
Lütke-meier,S. & Rückert,U.(Sep 2010) proposed a novel level shifter circuit is used for converting subthreshold to above-threshold signal levels. In Other existing implementations it is required a flow of static current and it is offer considerable static power savings.

IV. DCVS LEVEL SHIFTER DESIGN

DCVS circuit is used to connect the MP2 AND MN2 transistors. We need to properly balanced the circuit, the strength of the circuit is needed. The DCVS-LS behaves as a ratioed circuit for pull up and pull down network for proper balancing the circuit.
In Order to reduce static and dynamic power consumption, use blocks with different supply voltages in different circuit or in different paths within one single block .

Revised Manuscript Received on March 30, 2020.

* Correspondence Author

S. Sinthuja *, Department OF Marine Engineering, Amet Deemed to be University. Email: sinthuja.engg@gmail.com

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

Gates working with the higher supply voltage have better speed performance at the cost of increase power consumption. Hence the high supply voltage should only be used. The function of effective alternative to a D flip-flop can be used dynamic circuits and flip flop. The addition of edge triggered D flip flop with level shifter as long as it is clocked often enough; while not a true flip-flop, it is act as a functional role.

V. DCVS LEVEL SHIFTER




Fig. 1.DCVS LEVEL SHIFTER

When two devices have different supply voltage, voltage-level translation is required. Here MTCMOS Technique is used. To reduce the leakage and power consumption and to reduce the sub threshold leakage.

To balance the low power to high power level shifter circuit used greatly.




Fig. 2. MTCMOS Level Shifter Design

VI. POTENTIAL PROBLEMS WITHOUT VOLTAGE-LEVEL TRANSLATION

The Condition required are:

1. The circuit with higher-voltage may be needed to drive a circuit with low- voltage
2. The circuit with low voltage device may be needed to drive a circuit with high voltage devices.




Fig. 3. Advanced method of Edge Triggered clock method is used with level shifter in order to reduce the power

Result :

The Result of the power supply achieved in MTCMOS Level shifter with edge triggered flip flop has 1.5mW.

- Edge triggered flip can be connected with level shifter circuit. It can be act as a clock to the circuit. It is able to trigger the voltage from high to low and low to high




Fig.4. Power Analysis of proposed level shifter design

1.6 Comparison Table:

Table:4.1 COMPARISON OF POWER DISSIPATION

COMPARISON	STATIC POWER
DCVS level shifter	784.2μW
Level shifter with MTCMOS technique	514.0μW
Level Shifter with Edge triggered flip flop with MTCMOS Technique	1.5 mW

AUTHORS PROFILE



S. Sinthuja, was born in Pondicherry. She received her B.E Degree in Electronics and Communication in Indira Gandhi College of Engineering 2012. She received her M.E. Degree in Adhiparasakthi Engineering College in 2014. Currently she is working in AMET Deemed to be University. She has published many papers along with 6 memberships.

VII. CONCLUSION

The proposed level shifter circuit with MTCMOS circuit with D flip flop is presented and it is simulated in Cadence Virtuoso tool. The Proposed level shifter circuit with edge triggered flip flop has the power consumption upto 1.5mV compared to the conventional level shifter

MTCMOS circuit with D flip flop is presented and it is simulated in Cadence Virtuoso tool. The Proposed level shifter circuit with edge triggered flip flop has the power consumption upto 1.5mV compared to the conventional level shifter.

Different no of level shifter can be added with future work to improve the efficiency.

REFERENCES

1. Chavan & MacDonald,E.“Ultra low power voltage level shifter to interface sub and super threshold reconfigurable logic cell,” in proc. IEEE Aerosp. Conf., pp.1-6. June2008.
2. Kwong, J.Ramadass, Y. Verma, V. & Chandrakasan, A. “A 65 nm sub-vtmicrocontroller with integrated SRAM and switched capacitor DC–DC converter,” IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 115– 126.Jan. 2009.
3. Lin, Y.S. & Sylvester, D.M.“Single stage static level shifter design for subthreshold to I/O voltage conversion,” in proc. IEEE/ACM 13th ISLPED, pp.197-200.June 2008.
4. S. Sinthuja, J. Harish Kumar, N. Manoharan “Energy Efficient Voltage Conversion Range of Multiple Level Shifter Design in Multi Voltage Domain”, Indian Journal of Science and Technology Volume 7, Supplementary 6, October 2014,pp.82-86.
5. Bo, L., Guo-Chun, X., Xuan-L, W.: Comparison of performance between bipolar and unipolar double-frequency sinusoidal pulse width modulation in a digitally controlled H-bridge inverter system. Chin. Phys. Soc. IOP Publ. Ltd. 22(6), 060509-1–060509-8 (2013)
6. Wang, Z., Chau K.T. and Cheng M.: A chaotic PWM motor drive for electric propulsion. In: IEEE Vehicle Power and Propulsion Conference (VPPC), Harbin, China, pp. 1–6 (2008)
7. Bo, L., Guo-Chun, X., Xuan-L, W.: Comparison of performance between bipolar and unipolar double-frequency sinusoidal pulse width modulation in a digitally controlled H-bridge inverter system. Chin. Phys. Soc. IOP Publ. Ltd. 22(6), 060509-1–060509-8 (2013) 7.
8. Lim, Y.-C., Wi, S.-O., Kim, J.-N., Jung, Y.-G.: A pseudo random carrier modulation scheme. IEEE Trans. Power Electron. 4, 797–805 (2010)
9. Bose, B.K.: Power Electronics and Variable Frequency Drives Technology and Applications, Wiley, Hoboken, chap. 4 (2013) 20. Bimbhra, P.S.: Power Electronics, Khanna Publishers, Electronics, chap. 8 (2012)