Programmable FFT Processor using Dual RAM and ROM Technologies for Future 5G Communications
Ch.Hemalakshmi1, L.Keerthi2, Shaik Mastan Vali3
1Ch.Hemalakshmi*, M. Tech Student Department of ECE,MVGR College of Engineering ,Vizianagaram.
2L.Keerthi, M. Tech student Department of ECE,MVGR College of Engineering, Vizianagaram.
3Shaik Mastan Vali, Professor, Department of ECE,MVGR College of Engineering, Vizianagaram.
Manuscript received on March 15, 2020. | Revised Manuscript received on April 02, 2020. | Manuscript published on April 10, 2020. | PP: 630-632 | Volume-9 Issue-6, April 2020. | Retrieval Number: E2902039520/2020©BEIESP | DOI: 10.35940/ijitee.E2902.049620
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: The high-throughput programmable Fast Fourier transform processor supports the usage of 2-stream 1024/2048/4096-point Fast Fourier Transforms and 1-to 4- stream 64/128-point Fast Fourier Transform for 4G,wireless local networks and for 5G.The proposed architecture which was designed is a well-intentionedfour-bank single-port SRAM which is being working in four-word data width, the design which is proposed gives us sixteen memory pathways . where the data is accessed up to this extent where it can be used in upcoming 5G. The radix-16 butterfly process element comprises of 2 cascaded parallel, pipelined radix-4 butterfly units which is specified. The projected memory-addressing methodology will effectively wear down single-port, merged-bank memory with high-radix process components. Comparing with typical memory based Fast Fourier Transform styles, the derived design has higher performance in expressions of area and power consumption. The architecture which is projected occupies the tiniest area of around1.21mm2 .The processor supports 1966MS/s 4096-point FFT and frequency of 1GHz.The Electronic design automation synthesis results show the power consumption is 32.16mW.The SQNR performance analysis is 42.14 dB.
Keywords: Discrete Fourier Transform(DFT), Fast Fourier Transform(FFT), Electronic design automation(EDA) Orthogonal frequency division multiplexing(OFDM).
Scope of the Article: Discrete Optimization