Design of D Flip-Flops with Pull up Scheme and Clock Gating for Input
Vinayak Misra1, Shubham2, Sakthivel R3

1VINAYAK Misra, Department of Micro and Nano Electronics Engineering, Vellore Institute of Technology, Vellore (Tamil Nadu), India.
2SHUBHAM, Department of Micro and Nano Electronics Engineering, Vellore Institute of Technology, Vellore (Tamil Nadu), India.
3SAKTHIVEL R, Department of Micro and Nano Electronics Engineering, Vellore Institute of Technology, Vellore (Tamil Nadu), India.
Manuscript received on 07 April 2019 | Revised Manuscript received on 20 April 2019 | Manuscript published on 30 April 2019 | PP: 1784-1787 | Volume-8 Issue-6, April 2019 | Retrieval Number: F3978048619/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (

Abstract: The following paper deals with a pulsed triggered flip-flop having a pull up control scheme. The flip-flop used is also incorporated with an embedded clock gating. The topology that has been used are the IPFF-CGPC Implicit Pulse Flip Flop with an embedded clock-gating and pull-up control scheme (IPFF-CGPC) and IPFF-ECGPC is the enhanced CGPC which arehaving XOR based gating clock .The main difference between the former and the latter is that it used a pass transistor based logic XOR for IPFF-CGPC and for latter XOR logic gating is based on the transmission gate. This topologies provide us with both novel approach and power efficiency is considerably high as in comparison to its other contemporary topologies The XOR gating in the pulse generation helps to disable the inverter chain during when the input is unchanged .Both the topologies helps to remove the redundant transistors of the internal node. Similarly the pull-up when transition is from D i.e from 0 to 1 saves the short-circuit power. In this paper further modification is done in the form of dynamic XOR gate used in the clock gating scheme which is further used to improve the performance of the FlipFlop. The technology that we have used is 45nm feature size which function on a supply voltage of .8V and which further reducedthepowerandalsotheareaoftheFlip-Flop.
Keyword: Clock Gating, XOR GATE, Pulse Triggered, Embedded Clock, Pulse Triggered Flip- Flop.
Scope of the Article: Automated Software Design and Synthesis