Comparative Analysis on Designs of Comparators with Different Techniques and Technologies
Ujjayini Debnath1, Shobha Sharma2, Amita Dev3, Preeti Singh4

1Ujjayini Debnath, Electronics and Communication, Indira Gandhi Delhi Technical University for women, Delhi, India.
2Dr Shobha Sharma, Corresponding Author, Faculty, Electronics and Communication, Indira Gandhi Delhi Technical University for women, Delhi, India.
3Amita Dev, Pro VC, Indira Gandhi Delhi Technical University for women, Delhi, India.
4Preeti Singh, Electronics and Communication, Indira Gandhi Delhi Technical University for women, Delhi, India.

Manuscript received on 02 June 2019 | Revised Manuscript received on 10 June 2019 | Manuscript published on 30 June 2019 | PP: 2953-2956 | Volume-8 Issue-8, June 2019 | Retrieval Number: H7308068819/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Comparators are used in Analog to digital convertors (ADC) as their basic element. There are several types of comparators, some of them are preamplifier based comparator, latch based comparator, dual tailed etc. Nowadays in semiconductor industries there is demand for very less power consumption, as well as high operating speed. The purpose of the paper here, is to analyses several comparators circuits and analysis on their power consumptions and delays, and further the proposed version. The design of double tailed comparator consists of two stages. First one is preamplifier stage and another one is latching stage. Basically the proposed versions of comparators are modified for high speed operations and of course for low power consumption with low power supply. For higher speed, NAND structures (latch) have not been used instead of NOR gate. Because NOR are generally slow. This paper depicts some of parameter comparison. These comparator circuits are being improved day by day to specify some attributes depending upon the criteria and of course by using new techniques such as boot strapping, offset elimination, noise reduction, clock gating etc.
Keyword: Analog to Digital Comparator, delay, dynamic comparator, preamplifier latch, low power.
Scope of the Article: Broadband Access Technologies.