Implementation of Efficient Architecture of Fine Grain Pipelined Lifting Scheme Based Two Dimensional Discrete Wavelet Transform
Anbumani V1 , Geetha V2, Murugesan G3
1Anbumani V*, Assistant Professor, Department of ECE, Kongu Engineering College, Perundurai Erode, Tamil Nadu, India.
2Geetha V, Assistant Professor, Department of ECE, Kongu Engineering College, Perundurai Erode, Tamil Nadu, India.
3Murugesan G, Professor and Head, Department of ECE, Kongu Engineering College, Perundurai Erode, Tamil Nadu, India.
Manuscript received on September 16, 2019. | Revised Manuscript received on 24 September, 2019. | Manuscript published on October 10, 2019. | PP: 225-229 | Volume-8 Issue-12, October 2019. | Retrieval Number: L35931081219/2019©BEIESP | DOI: 10.35940/ijitee.L3593.1081219
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Many Discrete Wavelet Transform (DWT) based VLSI architectures have been projected to meet the necessities of the synchronized signal processing. It includes image processing, speech processing, signal and video processing, etc. The practical implementation of DWT has fewer hitches in terms of hardware complexity and memory requirement since it needs to process huge volume of data. The traditional convolution based system needs more multipliers and larger memory and is also not suitable to provide speed or power efficient image or video processing designs. The lifting scheme involves very few mathematical computations compared to the convolution-based DWT. In this paper, we propose an architecture that performs Discrete Wavelet Transform (DWT) using a lifting-based scheme with fine grained pipelined architecture. The basic DWT filters used in image compression are 5/3(lossless) and 9/7(lossy) filters. In fine grain pipelining, multiplier is split into two units by placing the latches on the horizontal cutset across the multiplier. Thus the critical path is reduced to half of the multiplier delay. As a result, it is a speed efficient architecture and is symmetrical with a lower hardware complexity. The architecture is designed using verilog HDL and implemented on Xilinx Spartan 3E FPGA.
Keywords: DWT, Lifting Scheme, 5/3 filter, 9/7filter, fine grain pipelining
Scope of the Article: Service Oriented Architectures