Improved Design Considerations of 8T SRAM Cell to Avoid Data Extraction
K. Nathiyadevi1, K. Helen Prabha2, S. Tamil Selvi3
1Mrs. K. Nathiyadevi, B.E, M.E, Ph.D. Assistant Professor in the Department of Electronics and Communication Engineering at R.M.D Engineering College, (T.N), India.
2Dr. K. Helen Prabha, B.E, M.E, Ph.D. Professor and Head of the Department of Electronics and Communication Engineering at R.M.D Engineering College, (T.N), India.
3Ms. S. Tamil Selvi, B.E, M.E., Assistant Professor in the Department of Electronics and Communication Engineering at R.M.D Engineering College, (T.N), India.
Manuscript received on September 10, 2020. | Revised Manuscript received on November 04, 2020. | Manuscript published on November 10, 2021. | PP: 29-34 | Volume-10 Issue-1, November 2020 | Retrieval Number: 100.1/ijitee.A80511110120| DOI: 10.35940/ijitee.A8051.1110120
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In this digital world, everything is inculcated within technology which increases the importance of memory storage. All the data processed in today’s electronics requires a storage space. The data stored in this memory are extracted & misused which is a serious issue in day today world. This provenly shows that there is a need for enhancement in data security. There are different types of memory storage. Among them portable devices, routers, workstation, personal computer commonly uses SRAM for storage. Due to side-channel leakage power in SRAM, illegal data extraction had become a serious threat.6T SRAM cells are often prone to this power analysis attack . This data attack often happens in standby mode of a memory cell. To provide resiliency to these types of attacks, a symmetric 8T SRAM cell was used which incorporates two more transistors than the conventional 6T cell to significantly reduce the correlation between the stored data and the leakage currents. The main purpose of this paper is to simulate & analyze leakage current distribution for the conventional 6T SRAM cell and a symmetric 8T SRAM cell using Cadence (version 14.6) simulation tool. In addition to this, an effort is made to reduce the leakage current by using the W/L ratio of the transistor. A 16X16 SRAM array using the 6T & 8T SRAM cell is designed. With this design, the reduced standby static power & leakage current of 8T SRAM Cell is compared with convention 6T SRAM Cell. Standard GPDK (generic process design kit) 90nm library in Cadence (version 14.6) simulation tool is used for designing.
Keywords: Static Random-Access Memory, Side-channel leakage power, W L ratio, Data insecurity, Illegal data extraction