Design and Simulation of Cordic Co-Processor and Its Application in Avionics
Chowdi Ravitej1, Elphesj Churchill2, Kishore Sonti3
1Chowdi Ravitej, Department of Electronics and Communication Engineering, Sathyabama University, Chennai (Tamil Nadu), India.
2Elphesj Churchill, Department of Electronics and Communication Engineering, Sathyabama University, Chennai (Tamil Nadu), India.
3Kishore Sonti, Department of Electronics and Communication Engineering, Sathyabama University, Chennai (Tamil Nadu), India.
Manuscript received on 15 April 2013 | Revised Manuscript received on 22 April 2013 | Manuscript Published on 30 April 2013 | PP: 34-39 | Volume-2 Issue-5, April 2013 | Retrieval Number: E0630032413/13©BEIESP
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: A technique is allocated going to discuss the application of cordic algorithm in avionics. Actually here the process is dealing with avionics so, the smart application of cordic algorithm is in ARM processor. In GNSS (global navigation satellite system) receiver make use of ARM processor floating point instruction (FPI) are there to calculate the FPI. It contains floating point unit (FPU). So, to make easy calculation in FPU have implemented cordic algorithm here cordic calculation means calculating trigonometric values. In this way FPU has implemented. Here trigonometric values means sin, cosine, tangent after getting tangent values have to see timing response of the binary output. So, in navigation system. Now, accurate signals have been sensed. Without any critical path delay then automatically speed will increase delay will reduce this is more advantage in avionics system. For floating point addition, exponent matching and shifting of 24 bit mantissa and sign logic are coded in behavioral style. Prototypes are implemented on Xilinx vertex-4 and 5. By designing pipelining in cordic and wave pipelining in cordic is implemented in cordic algorithm to reduce the timing response in the navigation system.
Keywords: Fpu, Cordic Algorithm, Pipelining and Wave Pipelining in Cordic, Avionics.
Scope of the Article: Application Specific ICs (ASICs)