Performance Analysis of an Efficient Router using X Y Algorithm
Geethanjali N1, Rekha K R2
1Geethanjali N, Research Scholar, Department of Electronics and Communication, SJB Institute of Technology, Bengaluru (Karnataka) India.
2Dr. Rekha K. R, Professor, Department of Electronics and Communications Engineering, SJB Institute of Technology, Bengaluru (Karnataka), India.
Manuscript received on 24 May 2023 | Revised Manuscript received on 26 May 2023 | Manuscript Accepted on 15 June 2023 | Manuscript published on 30 June 2023 | PP: 14-21 | Volume-12 Issue-7, June 2023 | Retrieval Number: 100.1/ijitee.G96090612723 | DOI: 10.35940/ijitee.G9609.0612723
Open Access | Editorial and Publishing Policies | Cite | Zenodo | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: As more and more functions are expected to be performed by a single electronic device (such as a smartphone, smart television, etc.), the need to have more and more components on SoC is increasing, posing new difficulties for NoC. The majority of NoC designs utilise mesh, torus, or other topologies to ensure a robust router. Most solutions, however, fall short when it comes to addressing key issues like throughput, area overhead, and latency, as well as QoS and congestion. The current paper proposes a concept for a reconfigurable router that can be used in No C settings. For the suggested router’s design, we use Verilog, a formal language for describing hardware (Verilog Hardware Description Language, or HDL). The four-channel router presented here has an east-west-north-south orientation and a crossbar switch connecting the two pairs of channels. Each channel consists of a multiplexer and a FIFO buffer. Multiplexers handle the input and output, and the data is stored in FIFO buffers. The FIFO and multiplexer architectures for the south channel are developed initially. Afterwards, the remaining three channels and the crossbar switch are made. Routers use channels, FIFO buffers, multiplexers, and crossbar switches in their overall design. Simulating the proposed design in Modelsim and obtaining the RTL view in Xilinx ISE 14.0 are the two primary methods of approaching this problem. The suggested reconfigurable router’s power consumption is significantly reduced by employing the power-gating technique.. The XPower Analyser application is used to determine the total power output. As demonstrated by the findings obtained, the proposed design uses less energy than conventional reconfigurable routers
Keywords: IP core, NOC, On Chip Network, Router, X Y algorithm.
Scope of the Article: Artificial Intelligence