An Efficient FIR Filter Architecture Implementation using Distributed Arithmetic (DA) for DSP Applications
Ch. Pratyusha Chowdari1, J. B. Seventline2

1Ch. Pratyusha Chowdari, Research Scholar in GITAM and Working as Assistant Professor, Department of ECE, GRIET, Hyderabad, Telangana, India.

2Dr. J. B. Seventline, Professor, Department of ECE, GITAM, Andhra Pradesh, India.

Manuscript received on 02 July 2019 | Revised Manuscript received on 16 July 2019 | Manuscript Published on 23 August 2019 | PP: 330-337 | Volume-8 Issue-9S3 August 2019 | Retrieval Number: I30610789S319/2019©BEIESP | DOI: 10.35940/ijitee.I3061.0789S319

Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open-access article under the CC-BY-NC-ND license (

Abstract: In this paper the proposed efficient FIR filter architecture using a distributed arithmetic (DA) algorithm in which two issues are discussed in the conventional FIR filter. The FIR filter is well known to include delay elements, multipliers and adders. Due to the need for multipliers, this results in 2 demerits which are (i) increased in area and (ii) delayed increases that eventually lead to low efficiency (low speed). A notable feature of the proposed technique is to substitute a trivial amount of indexed LUT pages instead of conventional LUT based DA that it helps to maintain the access time lower. Also, significant idea connected with the proposed technique is required page can be thoroughly selected with the selection module without needing adders that result in reduced computation time. Furthermore, the proposed fast FIR filter is used for the powerful ECG noise elimination technique, which is prevalently used in biomedical and healthcare applications. The designs are simulated and synthesized by using Xilinx ISE. It can be seen from reports that our proposed DA consumes 30% less power for 11-tap FIR filters with a 40% shorter area, while the saving in power consumption for 8-tap FIR filters is 30% to 80% and 35% to 80% in the area. Especially in contrast with all the above-mentioned DA techniques, our enhanced quick FIR filters require less area and less power intake due to their lower memory requirements. All architectures are designed for FIR filters with 4 and 8 taps.

Keywords: Distributed arithmetic · Multiplier-less filter; VLSI design; FIR filter; LUT; ECG noise removal.
Scope of the Article: VLSI Algorithms