Performance Evaluation of Digital Pre-Distortion Technique using Low-Complexity and Low-Precision ADC
Impreet Kaur1, Rajbir Kaur2, Charanjit Singh3

1Impreet Kaur, Electronics and Communication Department, Punjabi University, Patiala, India.
2Dr. Rajbir Kaur, Electronics and Communication Department, Punjabi University, Patiala, India.
3Dr. Charanjit Singh, Electronics and Communication Department, Punjabi University, Patiala, India. 

Manuscript received on September 16, 2019. | Revised Manuscript received on 24 September, 2019. | Manuscript published on October 10, 2019. | PP: 1836-1840 | Volume-8 Issue-12, October 2019. | Retrieval Number: L28591081219/2019©BEIESP | DOI: 10.35940/ijitee.L2859.1081219
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (

Abstract: This paper analyzes the Digital Pre-Distortion linearization technique using a low-precision Analog-to-Digital Converter (ADC). The output of a power amplifier exhibits various spurious emissions, spectral regrowth and intermodulation distortion (IMD) products due to its non-linear behavior. So, to preserve the performance of power amplifier, linearization becomes mandatory. Digital Pre-Distortion does the training on the output of the power amplifier (distorted signal) and generates exactly the inverse characteristics to that of power amplifier. Their cascading results into a linear response. In practical systems, the output of power amplifier has to go through an analog-to-digital converter for digital processing and a low-resolution ADC results in the degradation of the signal and affects the DPD performance. But a low-resolution ADC not only reduces the computational complexity in the digital processing but it also provides lower power consumption and costs less because less hardware would be required. In this work, the aim is to find the precision up to which ADC resolution can be reduced without affecting the DPD performance in a significant manner. This paper evaluates the performance of two DPD systems – Full-band DPD and Sub-band DPD and from simulations, it is observed that for a full-band DPD, 1-bit ADC can be reliably used and for a sub-band DPD, single bit to 4-bits ADC can be used.
Keywords: Power Amplifier, Digital Pre-Distortion Linearization, low-Precision Analog-to-Digital Converter, Inter-Modulation Distortion, Memory Effect.
Scope of the Article: Performance Evaluation of Networks