Design and Implementation of FIR Filter using Efficient MAC
Bala Sindhuri Kandula1, K.Padma Vasavi2, I.SantiPrabha3

1M Bala Sindhuri Kandula*, E.C.E Department, Ph.D Scholar, JNTU, Kakinada, Andhra Pradesh, India.
2K.Padma Vasavi, Professor, E.C.E Department, SVECW, Bhimavaram, Andhra Pradesh, India.
3I. Santi Prabha, Professor , E.C.E Department, University College of Engineering, JNTU ,Kakinada, Andhra Pradesh, India.
Manuscript received on December 20, 2019. | Revised Manuscript received on December 29, 2019. | Manuscript published on January 10, 2020. | PP: 878-881 | Volume-9 Issue-3, January 2020. | Retrieval Number: B7341129219/2020©BEIESP | DOI: 10.35940/ijitee.B7341.019320
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (

Abstract: The Design And Realization Of Efficient Multiplication And Accumulation Unit (MAC) Of A Digital FIR Filter Has Substantial Influence In Designing A Well-Organized Finite Impulse Response Filter As It Is Used To Compute The Filter Response. Area Efficiency In An FIR Filter Can Be Achieved By Reducing The Gate Count Of Either Multiplier Unit Or An Adder Unit Or Both The Units Since They Are The Basic Building Blocks Of FIR Filter. This Paper Presents A VLSI Architecture For A 4-Tap FIR Filter Which Is Designed By Using Efficient Adder And A Multiplier Employing Logic Optimization Technique. Area For MAC Based FIR Filter Employing Vedic-CSLALOT Is Improved By 11.959% When Compared To Hierarchy-SQRT-CSLA. Total Power For MAC Based FIR Filter Employing Vedic-CSLALOT Is Improved By 13.15% As Against To Hierarchy-SQRT-CSLA. 
Keywords: SQRT-CSLA, CSLALOT, Hierarchy Multiplier, Vedic Multiplier
Scope of the Article: Optical Link design