Fpga Implementation of Active Neighborhood Pattern Sensitive Fault Testing Using Tiling Method
K L V Ramana Kumari1, M Asha Rani2, N Balaji3, B Niharika Goud4,

1K L V Ramana Kumari*, Asst Professor, Department of ECE, VNR VJIET, Hyderabad, India.
2Dr M Asha Rani, Professor, Department of ECE, JNTUH, Hyderabad, India.
3Dr N Balaji, Professor, Department of ECE, JNTUK, Hyderabad, India.
4B Niharika Goud, Pursuing Masters in VLSI System Design, Department of ECE, VNRVJIET, Hyderabad, India.

Manuscript received on October 12, 2019. | Revised Manuscript received on 22 October, 2019. | Manuscript published on November 10, 2019. | PP: 81-86 | Volume-9 Issue-1, November 2019. | Retrieval Number: A3924119119/2019©BEIESP | DOI: 10.35940/ijitee.A3924.119119
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Test structure for Active Neighborhood Pattern Sensitive Fault (ANPSF) in memories with high switching speed is modeled in this paper. Algorithm for ANPSF testing is developed using type-1 neighborhood approach. The type-1 neighborhood, also known as tiling method has one victim and four aggressor cells. It is used to identify the ANPSF effect on base cell by the switching of patterns in the corresponding deleted neighborhood cells. The required test pattern can be generated using a Binary counter, Hamiltonian or Gray pattern generator where the two successive values differ in only one binary digit. The BIST architecture allows to incorporate the hardware required by the user to select the victim and corresponding aggressor cells to test the complete memory. It helps in application of test pattern for the memory circuit under test on user’s choice. The main objective of this model is to develop the architecture for tiling methodology with test pattern generator to detect the transitions in aggressor cells with edge detection technique. The proposed work enables to verify the response of victim cell which may cause a change in value resulting in an active neighborhood pattern sensitive fault scenario. The complete ANPSF model architecture for memory testing is developed using Verilog hardware descriptive language. The process of simulation and synthesis report is validated using Xilinx 14.2 and implemented on Nexys 4 DDR Artix 7 FPGA board.
Keywords: Active Neighborhood Pattern Sensitive Fault (ANPSF), Tiling method, Type-1 neighborhood, Binary counter, Hamiltonian, Gray pattern generator, Xilinx ISE 14.2, Nexys 4 DDR Artix 7 FPGA.
Scope of the Article: Pattern Recognition