Design of the Configurable Watch Dog Timer using FPGA in Space Probe Application
Varsha Parekh1, Pogaku Divya2, K. Srilatha3, P. Chitra4
1Varsha Parekh, Department of Electronics and Communication Engineering Sathyabama Institute of Science and Technology, Chennai. (Tamil Nadu), India.
2Pogaku Divya, Department of Electronics and Communication Engineering Sathyabama Institute of Science and Technology, Chennai. (Tamil Nadu), India.
3K. Srilatha, Assistant Professor, Department of Electronics and Communication Engineering, Sathyabama Institute of Science and Technology, Chennai. (Tamil Nadu), India.
4P. Chitra, Associate Professor, Department of Electronics and Communication Engineering. Sathyabama Institute of Science and Technology, Chennai. (Tamil Nadu), India.
Manuscript received on 14 August 2019 | Revised Manuscript received on 20 August 2019 | Manuscript published on 30 August 2019 | PP: 3555-3558 | Volume-8 Issue-10, August 2019 | Retrieval Number: J97640881019/19©BEIESP | DOI: 10.35940/ijitee.J9764.0881019
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Watchdog timer is a simple timer circuit. It is an indispensable part and is of paramount importance when coming to the embedded system. Most implementations of watch dog are simply based on simple feed dog strategy covering merely limited abnormal states of program. There are different types of watch dog timers due to the increasing need. They include Standard watchdog timer, Windowed watch dog timer, sequenced watch dog timer. But an effective watch dog timer should be able to detect all abnormal software modes and bring the system back to a known state. In addition to that, it must have its own clock and should be capable of providing a hardware reset on timeout to all the peripherals which the current timers lag. Hence the windowed watchdog timer where the window periods can be configured during the software initialization. In the watchdog timers which are available right now is processor dependent due to which there is a increase in the timing but there is a need of a watchdog timer which has capability to cut down or reduce timing hence watchdog timer which has got service, frame and controller windows have been used, which is independent of the processor and hence the timing is reduced effectively.
Index Terms: Watchdog Timer, Field Programmable Gate Array, Service Window, Frame Window, Controller Window.
Scope of the Article: Smart Spaces