A Cascaded H-Bridge Multilevel Inverter with Reduced Number of Switches
Ranjeeta Sugandhi1, M.S.Aspalli2
1Ranjeeta Sugandhi, Department of Electrical and Electronics, PDA College of Engineering, Kalaburagi, India.
2Dr. M.S.Aspalli, Department of Electrical and Electronics, PDA College of Engineering, Kalaburagi, India.
Manuscript received on September 21, 2020. | Revised Manuscript received on September 29, 2020. | Manuscript published on October 10, 2020. | PP: 344-347 | Volume-9 Issue-12, October 2020 | Retrieval Number: 100.1/ijitee.L80211091220 | DOI: 10.35940/ijitee.L8021.1091220
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: This paper presents simulation of a 5-level cascaded H-bridge multilevel inverter, with reduce the number of power switching devices in the current flow direction. The propose topology consists of a five switches with double DC sources. The analysis is designing a new topology for a single phase cascaded multilevel H-bridge inverter (CHBMLI), with a focus on the number of power switching devices in the current flow direction. Conduction and switching losses have to be reduced to achieve higher performance operation of power electronic devices. Multilevel inverters are designed to achieve the desired voltages of output from different DC sources. A analysis of the simulated power loss values is deals with based on how the power switch reduction led to the loss decreases.
Keywords: Conduction loss, Multilevel inverter, Power Converter, Switching loss.