FPGA based on-Chip Phase Measurement System
Sangeetha Balne1, T. Gowri2, C. Kaushik3

1Sangethabalne, Department of ECE, St. Mary’s Engineering College, JNTU, Hyderabad (Telangana), India.

2T. Gowri, Department of ECE, GITAM University, Visakhapatnam (Andhra Pradesh), India.

3C. Kaushik, Department of ECE, VNR Vignanajyothi Institute of Engineering & Technology, JNTU, Hyderabad (Telangana), India.

Manuscript received on 25 November 2019 | Revised Manuscript received on 13 December 2019 | Manuscript Published on 30 December 2019 | PP: 406-410 | Volume-9 Issue-2S3 December 2019 | Retrieval Number: B10351292S319/2019©BEIESP | DOI: 10.35940/ijitee.B1035.1292S319

Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open-access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Phase measurement is generally significant in electronic applications where the asynchronous connection between the signals requires to be defended — conventional automated frameworks used for time estimation, which are planned to use an old-style mixed-signal method. With the appearance of reconfigurable equipment, for example, Field Programmable Gate Array (FPGA), it is progressively worthwhile for researchers to choose for all-advanced design. Fast sequential handsets of FPGA hardware don’t confirm the comparable chip inertness after each power cycle and reset cycle. This reason vulnerability of stage connection between recovered signals. In this paper, a reaearch of the phase measurement system with a focus on the frequently utilized techniques for high-resolution electronic applications is presented. The effects of phase measurement are evaluated on various performance metrics such as peak to peak jitter, power consumption, and chip area, etc. This research work motivates the researchers to do further research to preserve the synchronous relationship between signals in network-on-chip.

Keywords: Electronic Applications, Classical Mixed-signal Technique, Phase Measurement, Reconfigurable Hardware, and Transceivers.
Scope of the Article: FPGAs